error when using DC to synthesis pulpino
#2
I solved this problem, when analyze system Verilog,you should analyze packages first,so pick up packages in the RTL design and analyze them first, then the errors disappeared.
Reply


Messages In This Thread
RE: error when using DC to synthesis pulpino - by zhouqiang - 05-07-2019, 08:56 AM

Forum Jump: