Hi all,
I guess the current FLL model in PULP setup is not synthesizable. I want to make my own ASIC and looking for open source FLL IPs.
Has anyone used such an IP?
Also wanted to check on my understanding that FLL in its current form is not synthesizable.

Messages In This Thread
FLL IPs - by vpandey6 - 02-28-2022, 02:18 PM
RE: FLL IPs - by kgf - 02-28-2022, 02:37 PM
RE: FLL IPs - by vpandey6 - 03-01-2022, 04:20 AM

Forum Jump:

Users browsing this thread: 1 Guest(s)