

# **Spatz**: a compact vector processing unit for high-performance and energy-efficient shared-L1 clusters

2022 International Conference on Computer-Aided Design (ICCAD 2022)

Matheus Cavalcante Domenic Wüthrich Matteo Perotti Samuel Riedel Luca Benini matheus@iis.ee.ethz.ch

**PULP Platform** 

Open Source Hardware, the way it should be!



@pulp\_platform pulp-platform.org youtube.com/pulp\_platform

## The shared-L1 cluster: a ubiquitous building block

- Cluster of PEs sharing tightly-coupled L1 SPM through a low-latency interconnect
  - Common architectural pattern!



ALMA MATER STUDIORUM Università di Bologna

**Embedded domain:** GreenWaves' GAP8

**ETH** zürich



Many-core SoCs: Kalray's MPPA-256

• The efficiency of this building block is **key** for building efficient large-scale systems

Image: Table (0.000 a 0.000)					SM.		
	- Andre /	C Series					
Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit     Image: The OLD ADA is 25-bit   Image: The OLD ADA is 25-bit							
	2 A Reserved Lands	11 Patranee Tarta					
	Wang Televitres (2) America (1)		COLUMN TWO IS NOT	Bases Br	11		
Repart Fix (%.34 + 3 cbit) Repart fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)   If is provide fix (%.34 + 3 cbit) If is provide fix (%.34 + 3 cbit)<	Dagench sink (12 Menetick)	Dispess Unit (12 December 10)					
Note of the second s	Register 716 (19.384 x 33-66)	+ 50-541	1111 (16.384	Regard			
	NAME AND ADDRESS OF TAXABLE	_			-		
	NUTSE PARA PARA TANA		C REAL	PROF PROF	PATTER.		
Image: rest rest rest rest rest rest rest rest	ALLER AND ALL AND A		10.00M	PERSONAL PROPERTY.	1000		
	WINE PEAK PEAK FIRM		100	PRESS PRESS			
	HITSU PAUL PAUL COMM		1004	FIELD FREE			
	service and service and	THE OWNER WATER OF THE OWNER		STATE OF STREET	-		
	STATE OF STATE AND DESCRIPTIONS	TRANSPORT COMP.		STATE STATE	-		
	HALL PROPERTY AND ADDRESS OF TAXABLE	CENERATION .	100	PERSONAL PROPERTY.			
	stilling other other lines	and the second second	100	STREET, STREET	-		
	HARDING STREET, STREET		1000	HIRSS: PRES			
	ANTER FRAI FRAI FRAI		in the second	PUBLIC PERMIT	-		
	PATTA PARA PETA		1.00044	PERSONAL PERSON	-		
	NOTE FOUL FOUL TING		1004	NINE FRAN	entra .		
	ANTER FIRE FIRE		1000	NATE NATE	-		
	HILL PLATER THE PART			THE THE	State of the local division of the local div		
		17 III MU	F # #	1 2 2	5		
NUMBER     NUMER     NUMER     NUMER <th>Register 716 (16,384 x 23,04)</th> <th>- 11.049</th> <th>er File (16,38)</th> <th>Register</th> <th></th>	Register 716 (16,384 x 23,04)	- 11.049	er File (16,38)	Register			
HILE FOR FOR THE THEORY OF THE THE THEORY OF THE THE THEORY OF THE THE THEORY OF THE THE THE THEORY OF THE THE THEORY OF THE	sette aver your the				-		
ATTES PORT PORT OF A THE OTHER ATTEST OF A T	watter strat state		10.000	PERSONAL PROPERTY.	-		
THE PART AND THE THE THEORY OF THE THE THEORY OF THE THEORY OF THE THEORY OF THE THE THEORY OF THE THE THEORY OF THE THEORY OF THE THEORY OF THE	HETER WHER HERE		10764	PROJ. PROJ.	M112		
The second secon	AUTOR FURIE FURIE FURIE		1000	PREMI PRES			
THE OPEN OPEN OPEN OPEN OPEN OPEN OPEN OPE				PERSONAL PROPERTY.			
The second secon	with the state of the state			Contra contra			
AND AND AND AND THE AND	with test rest line TENSOR CORE	Thison cons		PERSONAL PERSON	-		
NATE: 1700, 1700, 1000, 1	SITUE AND AND IN COMMERCIATION	<b>CONCRETING</b>	0.004	TYPES PERSO	-		
And the state of the	MOSE KINE FROM LINES	A STORAGE AND A STORAGE AND	1004	FRAME PROPERTY			
And a	INTER PERSONAL PRODUCTION OF THE PERSON OF T		1000	HART LAND	-		
Terrisor Manager Terrisor Manager 2.56 HB L1 Data Cache / Shared Manager 2.56 HB L1 Data Cache / Shared Manager				ALC PROF			
All and and an	AND A REAL PROPERTY AND A REAL			COLUMN COLUMN	Contrast.		
antia prez prez prez prez prez prez prez prez	WITH STAL STALL LINK		and a	PROFE PERSON	-		
영 양 영 영 양 양 양 양 양 양 양 양 양 양 양 양 양 양 양 양	antes eres eres and		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PROF. PROF.	-		
Tensor Manage A and a second a	the set on the last had been used the	and the strength	1 10 10		100		
Terreor Memory Accelerator 256 HB L 1 Outa Cache / Shared Memory	a non non non m	an an airtean	- # W.	n n w	-		
255 HE L1 Outa Cache / Shared Memory	Temeor Memory Accelerator						
	256 KB L1 Ozla Cache / Shared Memory						
1n 1n 1n 1n 1n	100	Tes		Tee			

**GPUs:** NVIDIA's H100 SMs





## Pushing the shared-L1 cluster to its limit

- How small should the PE of a shared-L1 cluster be?
- Evidence that a **tiny core** driving a large functional unit (FPU) is highly-efficient
  - OpenHW's CVA6 (Ariane) application-class core running a dot product
    - Out of the 317 pJ of the hot loop, only 28 pJ are used for the actual computation
    - Von Neumann Bottleneck (VNB)!
  - Snitch: single-stage tiny 22 kGE RV32IMAFD core driving a multi-precision 64-bit FPU
    - Emergence of large Snitch-based systems

Manticore: 4096-core chiplet-based prototype architecture



8G8



#### MemPool:

256-core single shared-L1 32-bit integer cluster sharing 1 MiB of L1 within 5 cycles of latency







2022 International Conference on Computer-Aided Design (ICCAD 2022)

## Vector Processors: fighting back the von Neumann Bottleneck

- One of the most efficient approaches to tackle the VNB
- Exploiting the DLP of modern workloads by amortizing the instruction fetch and decode energy cost over many cycles of computation
- Since their inception, vector processors are tied with **supercomputers** 
  - Cray-1, A64FX, Hwacha, Ara, Vitruvius...

ETH zürich

- Large vector units tied with application-class processors
- Support for tricks that exploit ILP on top of DLP (OoO execution, renaming, speculation) which lead to *efficiency loss*
- What about a tiny embedded vector machine that focus on the DLP?
  - Arm Helium/MVE (M-Profile Vector Extension) on the Cortex-M cores
  - RISC-V's Zve32x and Zve64x subsets of the Vector Extension (RVV)









## Spatz: a tiny and mighty vector processor unit

- What about a tiny embedded vector machine that focus on the DLP?
  - Fighting back the von Neumann Bottleneck with a flock of tiny vector machines

- **Spatz:** a compact 32-bit vector processing unit based on RVV Zve32x
  - Generic: Spatz interfaces with the scalar core with CORE-V's generic accelerator interface
  - Parametric: Configurable number of parallel functional units and VRF size
  - High-performance: Spatz must be performant on key data-parallel kernels, as a VPU and as the PE of a large many-core system
  - **Physically-driven implementation:** Small footprint, high operating frequency and energy-efficiency are mandatory for scalability

**H**zurich

2022 International Conference on Computer-Aided Design (ICCAD 2022)







## Spatz' microarchitecture



## Vector ISAs: the RISC-V Vector Extension

- Embedded vector ISAs and VPUs are a recent development in the vector scene
- Arm Helium/M-Profile Vector Extension (MVE)
  - Optional extension to the Cortex-M55 core
- RISC-V Vector Extension (RVV) ISA
  - Open-source, modular, free to use and adapt
  - The RISC-V Vector Extension (RVV) is the largest subset of the RISC-V ISA
    - Larger than all other RISC-V ISA subsets combined
    - Not the best ISA for a lean VPU  $\ensuremath{\textcircled{}}$
  - Smallest embedded profile of RVV: Zve32x
    - Integer operations on 8, 16, and 32 bits
    - Step in the right direction, but not the tiny vector ISA we wanted:
      - Precise exceptions: mandatory
      - Reductions: mandatory
      - Fixed-point: mandatory
      - Vector register-gather: mandatory







No support for

those for now

2022 International Conference on Computer-Aided Design (ICCAD 2022)

## Spatz integration within a small shared-L1 cluster







### Spatz as a processing element



## Evaluation methodology and configurations

Configuration

Vector length [bit]

#MACUs

We consider two Spatz configurations: Spatz<sub>2</sub> and Spatz<sub>4</sub>



Spatz<sub>4</sub>

4

512

Spatz<sub>2</sub>

2

256

- 0.5 OP/B
- We evalue at Or
  - *matmul<sub>n</sub>*: vectorized matrix multiplication of two n × n matrices
  - $conv2d_f$ : 2D convolution of a large image with a f x f kernel
- Cycle-accurate simulation on the Verilated model of Spatz



ETH zürich () OMMARKATER STUBLORUM 2022 International Conference on Computer-Aided Design (ICCAD 2022)



ALMA MATER STUDIORUM 2022 International Conference on Computer-Aided Design (ICCAD 2022) 12



ALMA MATER STUDIORUM 2022 International Conference on Computer-Aided Design (ICCAD 2022) 13

## Spatz<sub>2</sub> area breakdown

- Spatz was synthesized and implemented with Synopsys Fusion Compiler 2022.03
- GlobalFoundries' 22FDX FD-SOI technology
  - Frequency target of 500 MHz in worst-case conditions (SS/0.72V/125°C)



### Spatz as a PE: energy consumption per elementary operation

- Consider a small shared-L1 computing cluster containing either:
  - **Spatz<sub>2</sub>-based:** 2 Snitch + Spatz<sub>2</sub> cores
  - **Spatz<sub>4</sub>-based:** 1 Snitch + Spatz<sub>4</sub> cores
  - Snitch-based: 4 scalar Snitch cores

ETH zürich

What is the cost of elementary operations in each of those clusters?







#### Spatz-based MemPool cluster



## MemPool: the shared-L1 cluster revisited

- MemPool: scaled-up shared-L1 cluster
  - 256 Snitch cores sharing 1 MiB of L1 SPM within at most five cycles of zero-load latency
    - VNB prone design!

ETH zürich

• Hierarchical interconnect and architecture: tile, group, cluster





17

## Snitch-based and Spatz-based MemPool configurations

We replace Snitch with Spatz as the PE of MemPool

- We end up with three configurations
  - **MemPool<sub>256</sub>:** Configuration with 256 Snitch cores
  - **MemPool<sub>128</sub>Spatz<sub>2</sub>:** Configuration with 128 Snitch + Spatz<sub>2</sub> cores
  - **MemPool<sub>64</sub>Spatz<sub>4</sub>:** Configuration with 64 Snitch + Spatz<sub>4</sub> cores
- All configurations have the same theoretical peak performance: 512 OP/cycle



**Hzürich** (ICCAD 2022)



ALMA MATER STUDIORUM Università di Bologna 2022 International Conference on Computer-Aided Design (ICCAD 2022)

## Physical implementation of the MemPool groups



Design	MemPool <sub>256</sub>	MemPool <sub>128</sub> Spatz <sub>2</sub>	MemPool <sub>64</sub> Spatz <sub>4</sub>
Area [mm <sup>2</sup> ]	15.8	21.0	20.1



#### MemPool<sub>64</sub>Spatz<sub>4</sub> group



ETH zürich 😢 almarkater studiogum

2022 International Conference on Computer-Aided Design (ICCAD 2022)

## Power breakdown of MemPool running a matrix multiplication







ETHzürich (CCAD 2022) 2022 International Conference on Computer-Aided Design (ICCAD 2022)

## Power breakdown of MemPool running a matrix multiplication

1.30 W





## Spatz as the PE of a large-scale shared-L1 cluster



- Spatz greatly improves MemPool's **performance** 
  - While **reducing** its power consumption

Design	MemPool <sub>256</sub>	MemPool <sub>128</sub> Spatz <sub>2</sub>	MemPool <sub>64</sub> Spatz <sub>4</sub>
Peak performance [GOPS]	167	270	285
Power consumption [W]	1.30	1.15	1.07
Energy Efficiency [GOPS/W]	128	234	266 More than 2× the efficiency

- Even taking the increased area into account, Spatz is an extremely viable approach for building efficient PEs
  - For an area increase of 27%, we increased the peak performance by 70% and the energy efficiency by 107%



of MemPool<sub>250</sub>



#### Conclusion and Future Work



## Tiny vector processors for high-performance and efficient large-scale manycore systems

- Our objective: optimize the energy efficiency of the PE of a shared-L1 cluster
- **Spatz<sub>4</sub>:** a compact RVV Zve32x-based VPU
  - Parametric design with 4 parallel MACUs and a 2 KiB latch-based centralized VRF
  - Compact vector units are highly efficient:
    - While Spatz<sub>4</sub> needs 7.9 pJ to execute an elementary macc, Snitch needs 13.1 pJ
- Spatz<sub>4</sub> as MemPool's PE:
  - MemPool<sub>64</sub>Spatz<sub>4</sub> reaches up to **480 OP/cycle (94%)** running matmul<sub>256</sub>
  - Spatz amortizes much of Snitch's power consumption
    - Snitch alone (without MACUs) is responsible for 29% of MemPool<sub>256</sub>'s power consumption
  - For an area increase of 27% wrt. MemPool<sub>256</sub>, we increased MemPool<sub>64</sub>Spatz<sub>4</sub>'s energy efficiency by 107%, reaching 266 GOPS/W

## What is left for Spatz?

- VRF is most of Spatz' power consumption
  - Can we improve this architecturally or through an advanced implementation flow?
- What about floating-point capable systems?
  - FPUs consume much more power than an integer MACU
    - That hides the VNB problem associated with the scalar core power consumption
  - How attractive would Spatz be in such an environment?
- Tensor support for Spatz

ETH zürich

- What is the cost to add support for a small tensor ISA in Spatz?
- Open-sourcing and first tape-out
  - Both ongoing projects, happening soon!  $\bigcirc$

ALMA MATER STUDIOSUM 2022 International Conference on Computer-Aided Design (ICCAD 2022)







# **Spatz**: a compact vector processing unit for high-performance and energy-efficient shared-L1 clusters

2022 International Conference on Computer-Aided Design (ICCAD 2022)

Matheus Cavalcante Domenic Wüthrich Matteo Perotti Samuel Riedel Luca Benini matheus@iis.ee.ethz.ch

**PULP Platform** 

Open Source Hardware, the way it should be!



@pulp\_platform pulp-platform.org youtube.com/pulp\_platform