





fence.t.s: Closing Timing Channels in High-Performance Outof-Order Cores through ISA-Supported Temporal Partitioning

International Conference on Applications in Electronics Pervading Industry, Environment and Society (APPLEPIES), Turin, Italy, 2024-09-20

Nils Wistoff¹ nwistoff@iis.ee.ethz.ch **Gernot Heiser²** gernot@unsw.edu.au Luca Benini^{1,3} lbenini@iis.ee.ethz.ch

¹ IIS, ETH Zurich, Switzerland ² UNSW Sydney, Australia ³ DEI, University of Bologna, Italy

PULP Platform

Open Source Hardware, the way it should be!



@pulp platform pulp-platform.org 📲 youtube.com/pulp_platform



Spectre: Exploiting timing channels to leak data [1]



ANDY GREENBERG SECURITY 81.83.2918 83.88 FM

A Critical Intel Flaw Breaks Basic Security for Most Computers

A Google-led team of researchers has found a critical chip flaw that developers are scrambling to patch in millions of computers.

SPECTRE Speculative Execution



[1] Kocher et al., Spectre Attacks: Exploiting Speculative Execution, IEEE S&P 2019



Wistoff et al. | APPLEPIES | 2024-09-20



Jan 4th 2018

ETH zürich

The

Economis

Weekly edition

≡ Menu

The chips are down

Today

Science &

technology

IT WAS a one-two punch for the computer industry. January 3rd saw the disclosure of two serious flaws in the design of the processors that power most of the world's computers. The first, appropriately called Meltdown, affects only chips made by Intel, and makes it possible to dissolve the virtual walls between the digital memory used by different programs, allowing hackers to steal sensitive data, such as passwords or a computer's encryption keys. The second,

ALMA MATER STUDIORUM

衍 UNIVERSITÀ DI BOLOGNA

Two security flaws in modern chips cause

big headaches for the tech business

Fixing the underlying problems will take a long time



Timing Channel





[2] Wistoff et al., Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning, IEEE Trans. Comp. 2023







Contributions

- We show that adding fence.t to out-of-order (OoO) cores comes with new challenges
- We present the SW-supported temporal fence (fence.t.s) to address these challenges.
- We implement fence.t.s in a fully-featured, open-sourced, commercial, high-performance 64-bit RISC-V core, namely OpenC910.
- We show that fence.t.s closes all on-core timing channels in OpenC910 without measurable HW overhead at a performance overhead of 1.0%.





T-Head OpenC910 [3]

- T-Head Semiconductor Co., Ltd.
- 64-bit, application-class, 12-Stage, superscalar, Out-of-Order, RISC-V RV64GCXtheadc core.
- Verilog RTL **open-sourced** in 2021 under the Apache license.

Operating Frequency	2.0-2.5 GHz (12nm FinFET)	
Pipeline stages	12	
ROB	up to 192 instructions	
Decode width	3	
Issue width/FUs	8	[3

github.com/XUANTIE-RV/openc910



Wistoff et al. | APPLEPIES | 2024-09-20

[3] Chen et al., *Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension*, ACM/IEEE ISCA 2020

ALMA MATER STUDIORI

ETH zürich



HAD

[3]



Challenge 1: Mixed state









Challenge 1: Mixed state





Problem: Where to find our architectural state?





Solution 1: Save context before clearing









Solution 1: Save context before clearing

ETH zürich

MA MATER STUDIC

JNIVERSITÀ DI BOLOGN







Solution 1: Save context before clearing

UNIVERSITÀ DI BOLOGN





Challenge 2: Reusability of Instructions

* P P

- One monolithic temporal fence instruction has several disadvantages
 - No reuse of the implemented mechanisms.
 - No fine-grain control over which components to clear (security-performance tradeoff).
 - Complex control logic.
- Solution: Split temporal fence into multiple instructions.



12



for all r ∈ ArchRegs do
 stack ← r
end for

scratch ← sp

ClearL1D

InvalSRAMs

ClearFFs

sp ← scratch

for all r ∈ ArchRegs do
 r ← stack
end for

PadTime



for all r ∈ ArchRegs do
 stack ← r
end for

scratch ← sp

ClearL1D

InvalSRAMs

ClearFFs

sp ← scratch

for all r ∈ ArchRegs do
 r ← stack
end for

PadTime

Experimental setup



[4] Ge et al., No security without time protection: We need a new hardware-software contract, ACM APSys 2018





fence.t.s closes all timing channels!









NIVERSITÀ DI BOLOGN/

ETH zürich





BHT







fence.t.s is inexpensive!

- 2 threads: 1 benchmark + 1 idle
- 1GHz system clock
- 10ms timeslice
- Context switch every 10M cycles

 Synthesis in GF12 LP+ FinFET @2GHz

> Negligible hardware costs

Splash-2 Benchmark Overhead (%)







Conclusion



- We presented the SW-supported temporal fence (fence.t.s) methodology to close timing channels even in high-performance out-of-order cores.
- We showed that **fence.t.s** can reliably **close all observed timing channels** in OpenC910.
- We showed that fence.t.s comes at a negligible HW overhead and a minimal performance overhead of 1.0 %.
- We found that OpenC910 already provides most mechanisms hat are required to enable time protection. Specifying them would enable time protection across implementations.







PULP Platform Open Source Hardware, the way it should be!

Nils Wistoff Gernot Heiser Luca Benini nwistoff@iis.ee.ethz.ch gernot@unsw.edu.au lbenini@iis.ee.ethz.ch

Institut für Integrierte Systeme – ETH Zürich Gloriastrasse 35 Zürich, Switzerland

DEI – Università di Bologna Viale del Risorgimento 2 Bologna, Italy

ETHzürich





@pulp_platform



youtube.com/pulp_platform

Case study: T-Head OpenC910 Xtheadc extension

• Custom instructions:

• ...

•

ETH zürich

- dcache.call: clear the L1 data cache.
- sync.i: execution barrier in the instruction stream.
- Custom control and status registers (CSRs):
 - mcor: invalidate selected SRAMs in the core.
 - mrvbr: reset address.





[3] Chen et al., Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension, ACM/IEEE ISCA 2020



