Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores

Luca Colagrande, Luca Benini

EHzürich













- Many-core general-purpose accelerators
- Built from arrays of *slimmed-down*, *area-* and *energy-efficient* processors
- Typically, scalar in-order cores





Motivation

- Few of these propose cores with (limited) *multiple-issue* capabilities
- Nvidia Turing implements *concurrent execution* of FP32 and INT32 operations
 - +36% *throughput*, across several gaming workloads ^[1]
- Undisclosed design, closed-source implementation



Background

- Snitch^[2]
 - Tiny, single-issue in-order RV32I core
 - Coupled to a "D" extension capable FPU
- Xfrep extension: zero-overhead loop (ZOL) buffer for FP instructions
- Pseudo dual-issue execution
 - Regular instruction fetch in RV32I core
 - Simultaneously, FP instruction issue from ZOL buffer



[2] F. Zaruba, F. Schuiki, T. Hoefler, and L. Benini, "Snitch: A tiny pseudo dual-issue processor for area and energy efficient execution of floating-point intensive workloads," IEEE Transactions on Computers, vol. 70, no. 11, pp. 1845–1860, 2021.

Background

- Concurrent integer and FP threads
- Constraints
 - Fully asynchronous threads, *no synchronization*
 - Fully independent threads, *no memory consistency*
- Threads should access *exclusive resources*
 - Integer thread accesses integer RF, exclusively
 - Floating-point thread accesses FP RF, exclusively



Background

- Instructions accessing both integer and FP RF *disallowed*
 - FP comparisons (FEQ.*, FLT.*, FLE.*, FCLASS.*)
 - FP load/stores, conversions and moves (FLD, FSD, FCVT.*.*, FMV.*.*)
- Dual-issue execution of mixed-integer-FP kernels *unsupported*
 - e.g. transcendental functions (exp, log), Monte Carlo, etc.





- Enable cooperation of parallel integer and FP threads
- Support dual-issue execution of mixed-integer-FP kernels

COPIFT: Co-Operative Parallel Integer and Floating-point Threads









Example

- Exponential of a vector
 - Found e.g. in softmax

	C code
#include	<math.h></math.h>
for (int	i = 0; i < N; i++)
y[i] =	<pre>expf(x[i]);</pre>



	RV3	32G assembly
1	fld	fa3, 0(a3)
2	fmul.d	fa3, %[InvLn2N], fa3
3	fadd.d	fa1, fa3, %[SHIFT]
4	fsd	fa1, 0(%[ki])
5	lw	a0, 0(%[ki])
6	andi	a1, a0, 0x1f
7	slli	a1, a1, 0x3
8	add	a1, <mark>%</mark> [T], a1
9	lw	a2, 0(a1)
10	lw	a1, 4(a1)
11	slli	a0, <u>a0</u> , <u>0xf</u>
12	SW	a2, 0(%[t])
13	add	a0, a0, a1
14	SW	a0, 4(%[t])
15	fsub.d	fa2, fa1, %[SHIFT]
16	fsub.d	fa3, fa3, fa2
17	fmadd.d	fa2, %[C0], fa3, %[C1]
18	fld	fa0, 0(%[t])
19	fmadd.d	fa4, %[C2], fa3, %[C3]
20	fmul.d	fa1, fa3, fa3
21	fmadd.d	fa4, fa2, fa1, fa4
22	fmul.d	fa4, fa4, fa0
23	fsd	fa4, 0(a4)
24	addi	a3, a3, 8
25	addi	a4, a4, 8



	RV3	32G assembly
1	fld	fa3, 0(a3)
2	fmul.d	fa3, %[InvLn2N], fa3
3	fadd.d	fa1, fa3, %[SHIFT]
4	fsd	fa1, 0(%[ki])
5	lw	a0, 0(%[ki])
6	andi	a1, a0, 0x1f
7	slli	a1, a1, <mark>0x3</mark>
8	add	a1, <mark>%</mark> [T], a1
9	lw	a2, 0(a1)
10	lw	a1, 4(a1)
11	slli	a0, <u>a0</u> , <u>0xf</u>
12	SW	a2, 0(%[t])
13	add	a0, <u>a0, a1</u>
14	SW	a0, 4(%[t])
15	fsub.d	fa2, fa1, %[SHIFT]
16	fsub.d	fa3, fa3, fa2
17	fmadd.d	fa2, %[C0], fa3, %[C1]
18	fld	fa0, 0(%[t])
19	fmadd.d	fa4, %[C2], fa3, %[C3]
20	fmul.d	fa1, fa3, fa3
21	fmadd.d	fa4, fa2, fa1, fa4
22	fmul.d	fa4, fa4, fa0
23	fsd	fa4, 0(a4)
24	addi	a3, a3, 8
6 25	addi	a4, a4, 8



		5	Ste	ep	3			
for pl pl pl	(int hase0 hase1 hase2	i = (x[i] (ki, (w, f	0;], &t t,	i &k:); &y	< i, [i]	N; &w)	i++));	{
}			(d				







Example









Example

Step 4











- FP phases 0 and 2 are mapped to FREP loops
- Execute in parallel with integer phase 1
- No communication and synchronization within blocks
- Explicit communication and synchronization across blocks
- Details omitted from presentation for brevity
 - Step 6
 - Minor ISA extensions to broaden COPIFT scope







Results

- Negligible area and timing overheads due to our ISA extensions¹
- Benchmarks: expf and logf functions and a few sample Monte Carlo integration kernels
- Geomean 1.47x speedup, peak 1.75 IPC²
- Geomean **1.37x** increase in energy efficiency, peak **1.93x** on expf³





- ¹ Implementation using Fusion Compiler in GlobalFoundries 12LP+ FinFET technology, with a 1GHz target clock frequency.
- ² From cycle-accurate RTL simulation in QuestaSim 2023.4.

³ Switching activities extracted from post-layout simulation and used for power estimation in PrimeTime, assuming typical operating conditions of 25°C and 0.8V.



Contributions



- We develop COPIFT, a generic methodology to enable dual-issue execution of mixed-integer-FP workloads on energy-efficient cores
- We implement **COPIFT-accelerated** transcendental function and MC **codes**
- Measuring a geomean 1.47x speedup, 1.37x energy efficiency improvement and a peak IPC of 1.75
- Demonstrating that effective dual-issue execution of mixed-integer-FP workloads is possible on area- and energy-efficient in-order cores
- All code is open source and performance experiments are reproducible using free software^[3]

