


End-to-End DNN Inference on a Massively Parallel **Analog In-Memory Computing Architecture** Nazareno Bruschi, Giuseppe Tagliavini, Angelo Garofalo, Francesco Conti, Irem Boybat, Luca Benini, and Davide Rossi University of Bologna, ETH Zurich and IBM Research




MOTIVATION


- Analog In-Memory Computing (AIMC) is a promising paradigm to overcome the "Memory Wall".
- Physical fabrication of the crossbar devices limits the full exploitation of this technology, which constrain the memory capacity of a single array.

ARCHITECTURE

- General-purpose system based on RISC-V cores for digital computations and nvAIMC cores for analogamenable operations, such as 2D convolutions.
- A scalable hierarchical network-on-chip interconnects the system to maximize on-chip bandwidth and reduce
- Multi-AIMC architectures have been demonstrated only for tiny and custom CNNs or performing some layers offchip.




communication latency.



RESULTS

Pipeline stages

batch ID -> one new batch after MAX(in,compute,out)



COMPUTATIONAL MODEL

• Experimental assessment on an extended version of an opensource system-level simulator.

• Up to 20.2 TOPS and 6.5 TOPS/W for the whole ResNet-18 inference of a batch of 16 256x256 images in 4.8 ms.

EXTENDABLE SIMULATOR

