


Introduction to Open-Source IC Design and PULP

EFCL Winterschool 2026 – Track 1

Frank K. Gürkaynak kgf@iis.ee.ethz.ch

PULP Platform

Open Source Hardware, the way it should be!




@pulp_platform 

pulp-platform.org 

youtube.com/pulp_platform 

Welcome to the house of PULP



Founded in 1855

Largest Technical University in Switzerland

25 000 Students
of which 4 000 Ph.D. students

520 Professors

22 Nobel Laureates

Ranked in top 20 universities of the world:

Times Higher Education (11th)

<https://www.timeshighereducation.com/world-university-rankings/2024/world-ranking>

Quacquarelli Symonds (7th)

<https://www.topuniversities.com/world-university-rankings>

We are at the Electrical Engineering Department



40 Professors
more than 400 Ph.D. students


17 Research Laboratories
Integrated Systems Laboratory

Biomedical Systems
Electric Power Systems
Automatic Control
Computer Vision
Computer Engineering and Networks
Communication Theory ...

Supporting Groups
Microelectronics Design Center
Computer Support Group

**At the working address
of Albert Einstein
While he was at ETHZ**

PULP team at ETH Zürich: Open-source HW since 2013




- **Led by Luca Benini**
 - Professor at ETH Zürich and University of Bologna
- **Large team of around 100 people**




- **Parallel Ultra Low Power (PULP) platform**
 - <https://pulp-platform.org/>
 - https://x.com/pulp_platform



As part of our adventure we have designed **75** ASICs



Great experience in designing and testing ASICs



Including complex chiplet based designs like this one

OCCAMY

432 RISC-V cores

Chiplets

GF12nm

1GHz

You can find all our designs in our [Chip Gallery](http://asic.ethz.ch) <http://asic.ethz.ch>

What is on the menu for our Winter School Track 1



- **We start every day with a technical talk**
 - Today: this bit, introduction and PULP
 - Wednesday: Open source design
 - Thursday: Experience gained from our large chips
- **Trainings spread on three days**
 - Today: Design entry, simulation
 - Wednesday: Synthesis, floorplanning
 - Thursday: Backend design, chip finishing
- **Our goal:**
 - Show the (mostly) open source design flows we have
 - Allow you to have hands-on experience with the tools

Coffee breaks
10:00 and 16:00


Lunch
12:15-14:30



Why open source?

- Managing complexity
- Collaboration
- Exploitation
- Education

In the last 20 years IC Design has changed a lot



4000 x


80 MGE
What used to be a complete chip is now a small part of a SoC !

80 MGE

Maynak - 2026


9

There is so much that makes up a modern SoC






In a typical design, innovation is only in a limited scope



Open-source silicon-proven IPs helps concentrate work where it counts





All of our designs are open-source hardware

- All our development is on GitHub using a permissive license
 - HDL source code, testbenches, software development kit, virtual platform

<https://github.com/pulp-platform>




- Allows anyone to use, change, and make products without restrictions.

The screenshot shows the GitHub repository page for 'pulp-platform'. It includes the repository name, navigation tabs (Overview, Repositories, Projects, Packages, People), and a 'Pinned' section with four items: 'pulp', 'pulpissimo', 'snitch', and 'hero'. Each item has a brief description and statistics like stars and forks.

Heterogeneous Research Platform (HERO)




HERO is an FPGA-based research platform that enables accurate and fast exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU. Currently, 32-bit RISC-V cores are supported in the accelerator and 64-bit ARMv8 or RISC-V cores as host CPU. HERO allows to seamlessly share data between host and accelerator through a unified heterogeneous programming interface based on OpenMP 4.5 and a mixed-data-model, mixed-ISA heterogeneous compiler based on LLVM.

HERO's hardware architecture, shown below, combines a general-purpose host CPU (in the upper left corner) with a domain-specific programmable many-core accelerator (on the right side) so that data in the main memory (in the lower left corner) can be shared effectively.






What PULP provides is a box of building blocks



How does PULP collaborate with 3rd parties?



Diverse set of open source based industry collaborations




GF22 (2018)

Arnold

eFPGA coupled with a RISC-V microcontroller.

In one year from agreement to actual tapeout




GF22 (2022)

Marsellus

*Heterogeneous IoT processor
With Aggressive voltage scaling*

DOLPHIN




Permissive open-source licensing key to our industrial relationships

Siracusa

*SoC for Extended Reality
visual processing*


Meta



Carfield

*Open-Research platform for
safety, resilient and
time-predictable systems*

intel



And many continue to use our work for their research



Smallest RISC-V Device for Next-Generation Edge Computing

RISC-V Workshop

Our 1st gen. processor and 2.5D integrated device

Processor SoC (002)

SoC size: 300 μm x 250 μm, GF14LPP
 SoC arch: Based on PULPino (RV32IMC) + PULPino
 On chip memory: 2KB data SRAM
 + Authentication engine
 + Analog custom circuits (LDO, Clock/Reset, PD/LED IF)

Seiji Munetoh¹, Chitra K Subramanian², Arun Paidimarri², Yasuteru Kohda²
 IBM Research – Tokyo¹ & T.J. Watson Research Center²

IBM

RISC-V week Barcelona 2018

An 8-core RISC-V Processor with Compute near Last Level Cache in Intel 4 CMOS

Gregory K. Chen, Phil C. Knag, Carlos Tokunaga, Ram K. Krishnamurthy
 Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA, gregory.k.chen@intel.com

ISA	RV64GC
Execution	Out-of-order
L1I	16kB/core, 4-way
L1D	8kB/core, 4-way
NoC	64b 2D Mesh
L2 LLC	512kB, 4-way
LLC BW 1GHz	1.0 Tb/s
CNC Area Overhead	1.4%
#CNC MACs	128
CNC RF	1k B/slice
Energy Eff. 0.6V	285 GOPS/W
LLC Energy Eff. 0.6V	1.6 TOPS/W

intel

VLSI Symposium 2022

The Deep Learning Revolution and Its Implications for Computer Architecture and Chip Design

Google

Presenting the work of many people at Google

AutoDMP: Automated DREAMPlace-based Macro Placement

NVIDIA

Anthony Agnesina aagnesina@nvidia.com NVIDIA Corporation Austin, TX, USA	Puranjay Rajvanshi prajvanshi@nvidia.com NVIDIA Corporation Santa Clara, CA, USA	Tian Yang tiyang@nvidia.com NVIDIA Corporation Santa Clara, CA, USA	Geraldo Pradipta gpradipta@nvidia.com NVIDIA Corporation Santa Clara, CA, USA
Austin Jiao ajiao@nvidia.com NVIDIA Corporation Santa Clara, CA, USA	Ben Keller benk@nvidia.com NVIDIA Corporation Santa Clara, CA, USA	Brucek Khailany bkhailany@nvidia.com NVIDIA Corporation Austin, TX, USA	Haoxing Ren haoxingr@nvidia.com NVIDIA Corporation Austin, TX, USA

Some smaller companies you might have heard of 😊

ISSCC Keynote 2020 – Nature 2020

Accepted for April 2021
 Published online 9 June 2021

Guoqiang Li, James Cranston, Wenhua Li

Fig. 4 | Convergence plots on Arise RISC-V CPL. Placement cost of training a policy network from search versus fine-tuning a pre-trained policy network for a block of Arise RISC-V CPL.

Figure 7: Pre-CTS placements of the logical groups and cell densities of the MemPool Group designs using NanGate 45nm process (freq. = 333 MHz, density ~ 68%). Congestion (H/V): Innovus (2.66%/1.54%), AutoDMP (3.48%/1.86%).

ISPD'23

We rely more and more on open-source HW for teaching



- **Open source RTL is standard for all student projects**
 - Our research projects have been based on open source RTL anyway
 - **Legal aspects:** In CH we need the *permission* of students to make their code openly available
- **Open source EDA and PDK allows exercises to be transferred anywhere**
 - We can share our exercises with others
 - No need to rely on costly infrastructure to provide students a place to run exercises

Thanks to the great IIC-OSIC tools from JKU

and the open-source PDK from IHP



At ETHZ, IC Design teaching now uses open source HW




- In Spring 2025, our IC Design course switched to (mostly) open source
 - Using IHP 130, Yosys and OpenROAD
 - Parts for backannotated simulation, test pattern generation, DRC/LVS, still use proprietary tools
 - Will be gradually replaced by open tools

<https://vlsi.ethz.ch>

- Project based grading
 - Students (in groups of two) will have to modify the Croc reference design
 - Best five designs will be taped-out
- 72 students enrolled
 - Projects finished in summer
 - Taped-out 5 designs in IHP130



And the students delivered: 33 valid designs, 5 taped-out



Tape-out thanks to generous support from IHP through the BMBF project FMD-QNC (16ME0831)




A sample of our projects

- Croc
- Cheshire
- Kraken
- Occamy
- Picobello

Croc our end-to-end open SoC for teaching and training



- **Scalable ULP design**
- **32-bit RISC-V Core**
 - Complete SoC
 - Simple “Raspberry Pi”
- **Rich Peripherals**
- **Ready for Acceleration**
 - Digital-only interface
- **Silicon-proven**
 - Tapeouts with open & commercial EDA



We will use Croc
in our exercises


github.com/pulp-platform/croc 

CVA6 (aka Ariane): The standard 64bit core

- Open-source 64-bit application-class RISC-V processor
- Boots Linux
- Developed by PULP team at ETH Zürich (as “Ariane”)
- Now owned and maintained by OpenHW Group
- Widely used in academia and industry




RTL Simulation



FPGA Emulation



ASIC



<https://github.com/openhwgroup/cva6>



CVA6: Many optional features added over time

- XLEN 32/64 bits (RV32/RV64)
- WB/WT/HPDcache L1 data cache
- Embedded/application class (MMU, U/S mode)
- Vector extension (V)
- Hypervisor extension (H)
- Code-size extensions (Zcb, Zcmp)
- Bit-manip extensions (Zba, Zbb, Zbc, Zbkb Zbkx, Zbs)
- Scalar crypto extensions (Zknd, Zkne, Zknh)
- ECC support
 - ACE support
- Fast interrupts (CLIC)
 - ...



Universidade do Minho



Cheshire SoC: A SoC around CVA6




- **Permissive licensed RTL from various groups**

- PULP Platform (Cheshire, AXI, Hyperbus...)
- OpenTitan (SPI, I2C)
- OpenHW Group (CVA6 core)
- SpinalHDL (USB)

- **Architecture**

- **RV64GC-compliant CVA6 core**
- **Cheshire SoC** provides vital peripherals
- 4-way 16KiB L1-D and L1-I cache
- 4-way 64KiB LLC / Scratchpad memory
- **Hyperbus DRAM controller** achieving transfer speeds up to 124MB/s




github.com/pulp-platform/cheshire





Meet Basilisk: Open RTL, Open EDA, Open PDK



- **Designed in IHP 130nm OpenPDK**
 - **34mm²** (6.25mm x 5.50mm)
 - **~5× larger** than previous end-to-end OS designs
 - 2.7 MGE total, 1.14MGE logic
 - 24 SRAM macros (114 KiB)
 - **62MHz** at nominal voltage (1.2V)
- **RV64GC design runs Linux**
- **Active collaboration with**




github.com/pulp-platform/cheshire-ihp130-o






Basilisk is a complete Linux-capable SoC



- 64-bit RISC-V core
- Rich peripherals:
 - HyperRAM controller @154MB/s
 - C2C AXI-Link @77MB/s
- Automatic boot via scratchpad



arxiv.org/pdf/2505.10060

Our research focus: cluster-based many-core accelerators



Multiple Scales of acceleration

Extensions to processor cores


- Explore new extensions
- Efficient implementations

Shared-memory Accelerators

- Domain specific
- Local memory

Multiple Decoupled Accelerators

- Communication
- Synchronization




RISC-V is a key enabler → max agility, enabling SW build-up, without vendor lock-in

2013: Perf. + Efficiency + Flexibility ← Parallelism




[Rossi et al. IEEE Micro 2017]

- As **VDD** decreases, **operating speed** decreases as well.
- However **efficiency** increases → more work done per Joule
 - Until leakage effects start to dominate
- **More units in parallel**
 - Get performance up (if you can keep them busy)
 - Energy efficiency stays high!



N cores running at moderate f, low Vdd are more energy efficient than a single core at N×f, high Vdd


PULP Paradigm: Multiple Cores (2-16)




PULP Paradigm: Low-Latency Shared TCDM




bank interleaving to maximize available bandwidth in typical parallel computing scenarios



PULP Paradigm: DMA and I\$ to talk with ext. memory




PULP Paradigm: The cluster accelerates a host system



github.com/pulp-platform/pulp



PULP is a template for heterogeneous parallel SoCs




Kraken: Multiple Heterogeneous Accelerators



The *Kraken*: an “Extreme Edge” Brain

- **RISC-V Cluster**
(8 Cores + 1)
- **CUTIE**
Dense ternary neural network accelerator
- **SNE**
Energy-proportional spiking neural network accelerator



Technology	22 nm FDSOI
Chip Area	9 mm ²
SRAM SoC	1 MB
SRAM Cluster	128 KB
VDD range	0.55 V - 0.8 V
Cluster Freq	~370MHz
SNE Freq	~250MHz
CUTIE Freq	~140MHz

[Di Mauro HotChips22]



Specialization in perspective



Using 22FDX tech, NT@0.6V, High utilization, minimal IO & overhead

Energy-Efficient RV Core → **20pJ (8bit)**



ISA-based 10-20x → **1pJ (4bit)**



XPULP



Configurable DP 10-20x → **100fJ (4bit)**



RBE




Highly specialized DP 100x → **1fJ (ternary)**



CUTIE, SNN

Fully Open-Source Deployment Flow!



PULP-NN
PULP Neural
Network backend



RISC-V FC

RISC-V Cluster


CUTIE

SNE




Kraken


Where do we go from here: *Scale-Up* vs. *Scale-Out*



Scale-up
Increase the number of PEs in a cluster




Scale-out
Increase the number of parallel Clusters



Cluster: A group of **PEs** tightly coupled with a shared **L1 memory** through low-latency **interconnect**


Achieving Scale through Hierarchical Design






Occamy Chiplet: Six Groups with HBM and D2D Link

- **6 fully connected groups**
 - 24 clusters, 216 cores total
 - 512b data, 64b for messages interconnect
- **Autonomous 64b host domain**
 - CVA6 RV64GC Linux-capable core
 - Rich peripherals (SPI, I2C, UART...)
- **16 GiB, 410 GB/s HBM2E**
 - Optional page-level interleaving
- **12.8 GiB/s die-to-die link**
 - Fully digital and fault-tolerant



github.com/pulp-platform/snitch_cluster 

Addressing interconnect scalability



- **AXI interconnect was very challenging for PD**
 - AXI has severe scalability issues
 - Top-level Xbar had to be split up
 - Still, interconnect takes up almost **40%***
- **Working on NoC solution, *FlooNoC***
 - Fully AXI4 compatible
 - Solves AXI4 **scalability issues**
 - Designed with awareness of physical design
 - **Wide & physical** channels




 github.com/pulp-platform/FlooNoC

**HBM & C2C excluded*

Picobello Next generation many-core architecture in 7nm



- **64bit host**
 - Linux capable CVA6
- **16 clusters**
 - 9x Snitch (RV32) cores with Sparse SSRs
 - MatrixMul
- **8 MB L2 memory**
- **FlooNoc interconnect**
- **Taped out in Aug 2025**



We will talk more about making these chips on Thursday

THE **EUPILOT**



What is next for open-source hardware

- Challenges
- Opportunities

End-to-end Open-Source IC Design is possible today!



Design: from PULP

github.com/pulp-platform



Tools: from Johannes Kepler University (JKU)


Reliable VM with large collection of open-source tools

github.com/iic-jku/IIC-OSIC-TOOLS




Manufacturing: IHP130nm


github.com/IHP-GmbH/IHP-Open-PDK



End-to-end Open-Source allows sharing of design data



Closing the PPA gap to commercial EDA




Yosys-slang full Sysverilog Frontend: @ <6sec runtime (from minutes)


Yosys synthesis: 1.1 MGE (1.6x) @ 77 MHz (2.3x), 2.5x less runtime, 2.9x less RAM

OpenROAD P&R: tuning -12% die area, +10% core utilization


Yes but why? Specialization + EDA multiplicative effect!



Inner Product



Outer Product



Mixed

Precision tuning – OP/Mem tuning - deep arithmetic optimization – operand network tuning...

Co-Specialize SW, HW, EDA & Technology is the frontier

Open EDAs Heterogeneous Chips in Advanced CMOS?



Extreme Performance + Energy Efficiency is required!



HW-SW Co-Design


HW-SW & Tools Co-Optimization

Get the best from advanced nodes!


On the Horizon: SeyrITA – GF22 with Open-Source Tools



- RISC-V Linux host platform
- Transformer accelerator
 - Targeting BERT, mobileBERT, DEiT-T
 - Leveraging microscaling quantization
 - MXINT and MXFP32 formats
- **10x larger!**
 - 20-40MGE (SeyrITA) vs 2-3MGE (Basilisk)
- **500MHz target frequency**
- **1-2TFLOP/s**



On the Horizon: SeyrITA – Top Level







On the Horizon: SeyriTA – Working on the Tapeout



- **Demonstrate** a large **22nm tapeout** with open-source tools
- **Improve tools** and close the **performance gap**
- Identify and **implement missing features** along the way
- **Active Collaboration with**



YosysHQ




Snitch cluster floorplan exploration

Open PDKs are key to success of open source HW



- **We need more open PDKs**

- Something in the 65nm – 28nm range would be a **game changer**
- Drafted an open letter to raise awareness with 300+ signatures



<https://open-source-chips.eu/>

- **One possible avenue open Proxy PDKs for a selected technology**

- A PDK that is *not the same* as the original PDK, developed independently and openly.
- But designs made using this proxy PDK could be *translated* to be manufactured using the original PDK through a service center.
- **Important:** We need to ensure that the technology provider is not *'against'* this idea
 - better yet is supportive
- This will be tricky, but we think it is doable.

Open Source EDA for Europe: ODE4EC



- **HORIZON-JU-CHIPS-2025-IA-EDA-two-stage proposal**
 - 20MEUR funding from EU, total project **50MEUR**
 - Organized in three sub projects: Digital, Analog, Productivity
 - Currently in Grant Preparation Phase.
 - Start in April/May 2026, more details to follow
- **Large consortium**
 - 24 partners (DIG), 27 partners (AMS), 24 partners (PIV)
 - From 14 Countries (AT, DK, FI, FR, DE, GR, HU, IT, LT, PT, SI, ES, SE, SE, CH, UK)
 - Includes broad participation from most open source contributors in EU
- **Great opportunity to make a difference**



Our WWW page contains a wide collection of talks/papers



PULP Platform Resources Projects About FAQ Privacy Policy Contact



Most of our talks: <https://pulp-platform.org/conferences.html>



And most of our papers: <https://pulp-platform.org/publications.html>





<http://pulp-platform.org>



@pulp_platform

Now let's get started

