



EFCL Winter School – Track 2

Customizing RISC-V Based Microcontrollers


Lecture 1 – PULP Platform & PULPissimo
architecture

Yvan Tortorella - yvan.tortorella@chips.it

We started >10 years ago (April 2013)



- > Born in April 2013, investigating new computing architectures
 - > Efficient over a wide range (IoT <-> HPC)
- > Key points
 - > Parallel processing
 - > Near threshold computing
 - > Efficient switching between operating modes
 - > Making best use of technology
 - > Heterogeneous acceleration
- > **Parallel Ultra Low-Power (PULP)** platform was born



The PULP Story



RISC-V Cores and Vector Units

RI5CY CV32E	Zero R Ibex	Snitch	Spatz	Ariane CVA6	ARA
RV32	RV32	RV32	RVV	RV64	RVV

Peripherals

JTAG	SPI
UART	I2S
DMA	GPIO

Interconnects


LIC	HCI
APB	FlooNoC
AXI4	

Platforms




Single core

- PULPissimo
- Cheshire



Multi-core

- OpenPULP
- ControlPULP



Heterogeneous, Many-core

- Hero, Carfield, Astral
- Occamy, Mempoal

IOT

HPC

Accelerators and ISA extensions

XpulpNN,
Xtern

ITA
(Transformers)

RBE, NEUREKA
(QNNs)

FFT
(DSP)

REDMULE
(FP-Tensor)

Objective of this course




- > We can not cover all the variety of PULP-based systems
 - > *Host systems* (PULPissimo, Cheshire, ...)
 - > *Programmable Accelerator systems* (PULP, Snitch, MemPool, ...)
- > We focus on a “simple” microcontroller system and *customize* it
 - > PULPissimo is a single-core MCU that we used as host system in most of our chips
 - > Capable, programmable, and flexible...
 - > ... but not particularly easy to use!

PULPissimo


Citing

If you are using the PULPissimo IPs for an academic publication, please cite the following paper:

```
@INPROCEEDINGS{8640145,  
  author={Schiavone, Pasquale Davide and Rossi, Davide and Pullini, Antonio and Di Mauro, Alfi},  
  booktitle={2018 IEEE S0I-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)},  
  title={Quentin: an Ultra-Low-Power PULPissimo SoC in 22nm FDX},  
  year={2018},  
  volume={},  
  number={},  
  pages={1-3},  
  doi={10.1109/S3S.2018.8640145}}
```



Objective of this course



```
[06:36:36] [ytortorella@lagrev5:/scratch2/ytortorella/ChipsIT/EfclWinterSchool2026/tests/pulpissimo] make help
"Using EFCL Winter School 2026 environment"
PULPissimo Build & SIM Environment
Toplevel targets for building and simulating PULPissimo. Please check the make files in the subdirectories for additional targets..
Usage: make [TARGET [TARGET ...]] [ARGUMENT=VALUE [ARGUMENT=VALUE ...]]
Targets:
  help
    Get help for commands in this folder
  checkout
    Checkout all Bender IPs
  hw
    Re-generate generated hardware IPs
  bootrom
    Generate the boot rom
  padframe
    Generate the ASIC and simulation boot rom
    Generate the FPGA boot rom
  gpio-reconfigure GPIO=N
    Reconfigure number of GPIOs
  Params:
    - GPIO (example: 32) Number of GPIOs to reconfigure
```

- > We start by “dissecting” it into its constituent elements
 - > Understand what are the uDMA, the RISC-V core, interconnects, etc.
- > We learn how to use it in practice
 - > “I downloaded it from GitHub, but it doesn’t work”: let us fix that!
- > We augment PULPissimo in various ways
 - > Add hardware acceleration in the RISC-V core
 - > Add separate cooperative HW accelerators
- > We deploy it on FPGA

Prerequisites



- > **We assume three fundamentals**
 - > Understanding of computer architecture (we'll *discuss* PULPissimo)
 - > Capability to program in C (we'll *program* PULPissimo)
 - > Familiarity with an HDL language (we'll *customize* PULPissimo)
- > **We employ SystemVerilog**
 - > Some of you probably know better VHDL (how many?)
 - > Some of you might not have a strong background in HDLs in general (how many?)
 - > See **Teaching Aid: Introduction to SystemVerilog for VHDL designers**
- > **Hands-on are organized to reduce the need for previous knowledge**
 - > Step-by-step guidance
 - > For everything not on the guides, we have plenty of TAs!

More organization



- > Hands-on
 - > Please organize in student pairs
 - > It is recommended that at least one in the team has background in HDL
- > Technical talks will take part in the E8 room (ground floor)
- > Lessons, and hands on all in the D96.1 (lab room)
- > You can bring home all code you produce
 - > Exercises are also open-source on GitHub


Overview of the course




- > **PULP platform & PULPissimo microcontroller architecture**
 - > *Lecture*: PULPissimo microcontroller architecture
 - > *Hands-on*: Introduction to the PULPissimo simulation environment
 - > *Hands-on*: Introduction to the software environment and development of a FIR filter
- > **Extending RISC-V cores with dedicated custom instructions**
- > **Integrating cooperative HW Processing Engines / HWPEs**
- > **Testing extended PULPissimo on FPGA**

So, what is PULPissimo?


- > Complete advanced single-core MCU System
 - > 1 RISC-V core: **RI5CY / CV32** or **lbex**
 - > Multi-banked data memory
 - > usually 4 word-interleaved banks = 128 bit of parallelism
 - > “Private” memories + boot ROM
 - > privileged access from core
 - > An autonomous I/O DMA called **uDMA**
 - > A set of peripherals
 - > Clock / Reset generators
 - > Timers
 - > Debug Unit
- > Possibly, one or more **accelerators**
 - > Within PULPissimo (**HWPE** – see Wed lecture)
 - > AXI-coupled outside PULPissimo (e.g., the PULP cluster)




PULPissimo-based silicon



Mr. Wolf 40nm



Poseidon 22nm




Arnold 22nm



Rosetta 65nm



Xavier 65nm



Dustin 65nm



Vega 22nm



Darkside 65nm



Echoes 65nm



Kraken 22nm



Marsellus 22nm



Cerberus 65nm




Eclipse 65nm



Kairos 65nm




Trikarenos 65nm



Siracusa 16nm

...

The entry point for PULPissimo



> <https://github.com/pulp-platform/pulpissimo>

- > Does it contain everything? **No**
- > Like almost all PULP designs, PULPissimo makes extensive IP reuse and is built from a large collection of dependencies, each in its Git repository

> The PULPissimo GitHub contains

- > The testbench and simulation infrastructure
- > The top-level
- > Scripts for booting, FPGA
- > A bit of docs

Populating your PULPissimo



```
[ytortorella@lagrev5 pulpissimo]$ make checkout
./bender checkout
Checkout common_verification (https://github.com/pulp-platform/common_verification.git)
Cloning common_verification (https://github.com/pulp-platform/common_verification.git)
Checkout tech_cells_generic (https://github.com/pulp-platform/tech_cells_generic.git)
Cloning tech_cells_generic (https://github.com/pulp-platform/tech_cells_generic.git)
Checkout common_cells (https://github.com/pulp-platform/common_cells.git)
Cloning common_cells (https://github.com/pulp-platform/common_cells.git)
Checkout fpu_div_sqrt_mvp (https://github.com/pulp-platform/fpu_div_sqrt_mvp.git)
# ... many others
```

Populating your PULPissimo



```
[ytortorella@lagrev5 pulpissimo]$ ls -l .bender/git/checkouts/  
total 760  
drwxr-xr-x+ 5 fconti users 9 May 8 23:48 adv_dbg_if-1ca7cdfb84c8f5ca  
drwxr-xr-x+ 3 fconti users 7 May 8 23:48 apb2per-940361c093488815  
drwxr-xr-x+ 5 fconti users 8 May 8 23:48 apb_adv_timer-8bef6a5bc0cb1116  
drwxr-xr-x+ 4 fconti users 9 May 8 23:48 apb-e376e45e644c1b22  
drwxr-xr-x+ 5 fconti users 10 May 8 23:48 apb_fll_if-836c625eb108998a  
drwxr-xr-x+ 5 fconti users 9 May 8 23:48 apb_gpio-59a7da5ce725eeaa  
drwxr-xr-x+ 4 fconti users 8 May 8 23:48 apb_interrupt_cntrl-637bd323fb264bca  
drwxr-xr-x+ 4 fconti users 9 May 8 23:48 apb_node-e76108db35262d0b  
# ... many others
```

PULPissimo testbench and top




> Simulation top-level


- > the **testbench** in `target/sim/tb/tb_pulp.sv`
- > the PULPissimo **top** in `hw/pulpissimo.sv`

> The PULPissimo top-level exposes a chip-like interface


- > Only pads you would find in an actual PULPissimo chip
- > IO (with alternate modes) + CLK + RST + Boot mode sel



PULPissimo testbench and top




Opening the PULPissimo top-level box



Opening the PULPissimo top-level box



The PULP SOC is the “heart” of the PULPissimo microcontroller


A large, empty rectangular box with a black border, containing the text 'PULP SOC' in a bold, italicized, black font.

PULP SOC

Opening the PULPissimo top-level box



- > The PULP SOC is the “heart” of the PULPissimo microcontroller
- > The central core is a *Fabric Controller (FC)* subsystem
 - > Contains primarily the RISC-V core
- > The communication infrastructure of the microcontroller is the *SOC Interconnect*
 - > Based on the PULP LIC protocol



PULP Logarithmic Interconnect (LIC) protocol




Protocol meant for use through low-latency, high-bandwidth crossbars.

- > **fully synchronous**, and **pipelined**
- > every transfer takes (at least) two cycles in two phases: **REQUEST** and **RESPONSE**
- > not a standard, some IPs define their own version with stricter rules:
https://ibex-core.readthedocs.io/en/latest/O3_reference/load_store_unit.html#protocol
<https://hwpe-doc.readthedocs.io/en/latest/protocols.html#hwpe-mem>
- > OpenHW Group's OpenBus Interface (OBI) is a very similar, more strictly standardized protocol
<https://github.com/openhwgroup/obi>

	Name	Bits	Direction	Meaning
request channel	req	1	Initiator to Target	Valid request on the bus
	wen	1	Initiator to Target	1 for read, 0 for write
	data	32	Initiator to Target	Write data payload
	addr	32	Initiator to Target	Memory map address
	be	4	Initiator to Target	Byte enable
response channel	gnt	1	Target to Initiator	1 if request accepted by the target
	r_valid	1	Target to Initiator	Valid response on the bus
	r_data	32	Target to Initiator	Read data payload


PULP LIC (log-interconnect)

- > Still simple (no bursts, no out-of-order outstanding transactions) but faster than APB



PULP LIC (log-interconnect)


- > Still simple (no bursts, no out-of-order outstanding transactions) but faster than APB



Crossbar interconnects


In a **full xbar (crossbar)**:

- > each initiator is **routed** to a target using the transaction **address**
- > each target needs an **arbitration tree** to decide (arbiter) which initiator gets access
- > **round-robin priority** (starvation free)
- > **no extra collisions** introduced by xbar (only target conflicts)




[https://github.com/pulp-platform/cluster_interconnect/tree/master/rtl/tcdm_interconnect]

PULP LIC on a xbar




PULP LIC on a xbar

Cycle = 1




PULP LIC on a xbar

Cycle = 1




PULP LIC on a xbar

Cycle = 1



PULP LIC on a xbar


Cycle = 2



Opening the PULPissimo top-level box




- > The PULP SOC is the “heart” of the PULPissimo microcontroller
- > The central core is a *Fabric Controller (FC)* subsystem
 - > Contains primarily the RISC-V core
- > The communication infrastructure of the microcontroller is the *SOC Interconnect*
 - > Based on the PULP LIC protocol




Opening the PULPissimo top-level box

- > Memory divided in several regions
 - > Word-Interleaved **Tightly-Coupled Data Memory** (256 KiB in the example we'll use)
 - > Word interleaving is used to allow high-bandwidth (128b per cycle) access
 - > **Core-Private Memory**: two non-interleaved banks, used to host e.g., program code




PULP SOC




e1 - PULP Platform & F
archite
crocc


PULP SOC





PULP SOC




PULP SOC



TCDM (Interleaved Memory)






Fabric Controller Subsystem






- > The *Fabric Controller* subsystem contains the RISC-V core of PULPissimo
- > Three available microarchitectures, all based on the RISC-V ISA
 - > RI5CY / CV32E40P
 - > Ibex
 - > **CV32E40X** (we'll use this latter in this course)



RISC-V Instruction Set Architecture



- > Started by UC-Berkeley in 2010
- > Contract between SW and HW
 - > Partitioned into user and privileged spec
 - > External Debug
- > Standard governed by RISC-V foundation
 - > ETHZ is a founding member of the foundation
 - > Necessary for the continuity
- > Defines 32, 64 and 128 bit ISA
 - > No implementation, just the ISA
 - > Different implementations (both open and close source)
- > At ETHZ+UNIBO we specialize in efficient implementations of RISC-V cores



RISC-V maintains basically a PDF document



The screenshot shows the RISC-V specifications page on the website riscv.org. The page features a dark blue header with the RISC-V logo and navigation links. The main content area is white and contains a sidebar with categories like 'RISC-V SPECIFICATIONS', 'RISC-V SOFTWARE', 'RISC-V CORES', and 'RISC-V EDUCATION'. The 'RISC-V SPECIFICATIONS' section is expanded, showing links to 'Unprivileged Specification', 'Privileged ISA Specification', and 'Debug Specification'. The main content area contains a paragraph explaining that RISC-V ISA and related specifications are developed, ratified, and maintained by RISC-V International contributing members within the RISC-V International Technical Committee. It also mentions that work on the specification is performed on GitHub and the GitHub issue mechanism can be used to provide input into the specification. Below this paragraph, there are two main sections: 'ISA Specification' and 'Debug Specification'. The 'ISA Specification' section states that the specifications shown below represent the current, ratified releases and lists two volumes: 'Volume 1, Unprivileged Spec v. 20191213 [PDF] [GitHub (latest)]' and 'Volume 2, Privileged Spec v. 20190608 [PDF] [GitHub (latest)]'. The 'Debug Specification' section lists 'External Debug Support v. 0.13.2 [PDF]'.

Join the Mailing Lists info@riscv.org [YouTube](#) [Twitter](#) [LinkedIn](#) [YouTube](#) [RSS](#) | [Member Login](#)

RISC-V

ABOUT ▾ MEMBERSHIP ▾ **SPECS & SUPPORT** ▾ HARDWARE & SOFTWARE ▾ NEWS ▾ EVENTS ▾

Specifications

↑ / Specifications

RISC-V SPECIFICATIONS

- [Unprivileged Specification](#)
- [Privileged ISA Specification](#)
- [Debug Specification](#)

RISC-V SOFTWARE

- [Software Status](#)

RISC-V CORES

- [RISC-V Cores](#)

RISC-V EDUCATION

Please note, RISC-V ISA and related specifications are developed, ratified and maintained by RISC-V International contributing members within the RISC-V International Technical Committee. Operating details of the Technical Committee can be found in the RISC-V International [Tech Group](#). Work on the specification is [performed on GitHub](#) and the GitHub issue mechanism can be used to provide input into the specification.

ISA Specification


The specifications shown below represent the current, ratified releases:

- Volume 1, Unprivileged Spec v. 20191213 [\[PDF\]](#) [\[GitHub \(latest\)\]](#)
- Volume 2, Privileged Spec v. 20190608 [\[PDF\]](#) [\[GitHub \(latest\)\]](#)

Debug Specification

- External Debug Support v. 0.13.2 [\[PDF\]](#)

ISA defines the instructions that processor uses



```
1 void gemm_bin(int M, int N, int K, float ALPHA,
2             char *A, int lda,
3             float *B, int ldb,
4             float *C, int ldc)
5 {
6     int i,j,k;
7     for(i = 0; i < M; ++i){
8         for(k = 0; k < K; ++k){
9             char A_PART = A[i*lda+k];
10            if(A_PART){
11                for(j = 0; j < N; ++j){
12                    C[i*ldc+j] += B[k*ldb+j];
13                }
14            } else {
15                for(j = 0; j < N; ++j){
16                    C[i*ldc+j] -= B[k*ldb+j];
17                }
18            }
19        }
20    }
21 }
22
```

```
63 .LBB0_7:
64     ld    a0, -56(s0)
65     lw    a1, -76(s0)
66     lw    a2, -60(s0)
67     mul   a1, a1, a2
68     lw    a2, -72(s0)
69     addw  a1, a1, a2
70     slli  a1, a1, 2
71     add   a0, a0, a1
72     flw   ft0, 0(a0)
73     ld    a0, 0(s0)
74     lw    a1, -68(s0)
75     lw    a3, -64(s0)
76     mul   a1, a1, a3
77     addw  a1, a1, a2
78     slli  a1, a1, 2
79     add   a0, a0, a1
80     flw   ft1, 0(a0)
81     fadd.s ft0, ft1, ft0
82     fsw   ft0, 0(a0)
```

C++ program translated to RISC-V instructions defined by ISA.

This will run on ANY RISC-V implementation

- > Binutils – upstream
- > GCC – upstream
- > LLVM – upstream
- > Simulator:
 - > ”Spike” – reference
 - > QEMU, Gem5
- > OpenOCD
- > OS
 - > Linux, sel4, freeRTOS, zephyr
- > Runtimes
 - > Jikes, Ocaml, Go
- > SW maintained by different parties
 - > Binutils and GCC by SiFive (UCBerkeley start-up)

RISC-V ISA is divided into extensions



- I** Integer instructions (frozen)
- E** Reduced number of registers
- M** Multiplication and Division (frozen)
- A** Atomic instructions (frozen)
- F** Single-Precision Floating-Point (frozen)
- D** Double-Precision Floating-Point (frozen)
- C** Compressed Instructions (frozen)
- X** Non Standard Extensions

- > **Kept very simple and extendable**
 - > Wide range of applications from IoT to HPC
- > **RV + word-width + extensions**
 - > RV32IMC: 32bit, integer, multiplication, compressed
- > **User specification:**
 - > Separated into extensions, only I is mandatory
- > **Privileged Specification (WIP):**
 - > Governs OS functionality: Exceptions, Interrupts
 - > Virtual Addressing
 - > Privilege Levels

Work continues on new RISC-V extensions



- > **Foundation members work in task-groups**
- > **Dedicated task-groups**
 - > Formal specification
 - > Memory Model
 - > Marketing
 - > External Debug Specification
- > **ETH Zurich also contributes**
 - > Bit manipulation
 - > Packed SIMD, DSP

- Q** Quad-precision Floating-Point
- L** Decimal Floating Point
- B** Bit Manipulation
- T** Transactional Memory
- P** Packed SIMD
- J** Dynamically Translated Languages
- V** Vector Operations
- N** User-Level Interrupts

What is so special about RISC-V



- > It is FR
- > E
- > It is an
- > S
- N
- > R
- > M
- > Reser
- > Open

RISC-V base ISAs have either little-endian or big-endian memory systems, with the privileged architecture further defining bi-endian operation. Instructions are stored in memory as a sequence of 16-bit little-endian parcels, regardless of memory system endianness. Parcels forming one instruction are stored at increasing halfword addresses, with the lowest-addressed parcel holding the lowest-numbered bits in the instruction specification.

We originally chose little-endian byte ordering for the RISC-V memory system because little-endian systems are currently dominant commercially (all x86 systems; iOS, Android, and Windows for ARM). A minor point is that we have also found little-endian memory systems to be more natural for hardware designers. However, certain application areas, such as IP networking,

The FREEDOM in RISC-V is implementation



- > You can access all ISAs without (many) restrictions
 - > SW tools need to be developed so that they can generate code for that ISA
- > Most ISAs are **closed**. Only specific vendors can implement it
 - > To use a core that implements an ISA, you have to license/buy it from vendor
 - > Open source SW (for the ISA) is possible but **building HW is not allowed**

Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the *rs1* and *rs2* registers as source operands and write the result into register *rd*. The *funct7* and *funct3* fields select the type of operation.



RISC-V

C2.9

ADD

Add without Carry.

Syntax

ADD{S}{cond} {Rd}, Rn, Operand2

ADD{cond} {Rd}, Rn, #imm12 ; T32, 32-bit encoding only

ARM

RISC-V: all in one page



Free & Open **RISC-V** Reference Card

Base Integer Instructions: RV32I, RV64I, and RV128I				RV Privileged Instructions						
Category	Name	Fmt	RV32I Base	RV64I Base	RV128I Base	Category	Name	Fmt	RV Privilege	
Loads	Load Byte	I	LB	rd, rs1, imm		CSR Access	Atomic RVW	CBRRW	rd, csr, rs1	
	Load Halfword	I	LH	rd, rs1, imm			Atomic Read & Set	CBRRS	rd, csr, rs1	
	Load Word	I	LW	rd, rs1, imm	LD(0)		rd, rs1, imm	Atomic Read & Clear	CBRAC	rd, csr, rs1
	Load Byte Unsigned	I	LBU	rd, rs1, imm			Atomic Read & Set	CBRRS	rd, csr, imm	
	Load Halfword Unsigned	I	LHU	rd, rs1, imm	LD(0)U		rd, rs1, imm	Atomic Read & Clear	CBRAC	rd, csr, imm
Stores	Store Byte	S	SB	rs1, rs2, imm		Change Level	Env. Call	CSGCL		
	Store Halfword	S	SH	rs1, rs2, imm		Environment	Env. Call	CSGEL		
	Store Word	S	SW	rs1, rs2, imm	SD(0)	rs1, rs2, imm	Trap Redirect to Supervisor	CSGTR		
Shifts	Shift Left	R	SLL	rd, rs1, rs2	SLL(W)	rd, rs1, rs2	Redirect Top to Supervisor	CSGTRT		
	Shift Left Immediate	I	SLLI	rd, rs1, shamt	SLLI(W)	rd, rs1, shamt	Hyperervisor Trap to Supervisor	CSGTRH		
	Shift Right	R	SRL	rd, rs1, rs2	SRL(W)	rd, rs1, rs2	Interrupt: Wait for Interrupt	CSGINT		
	Shift Right Immediate	I	SRLI	rd, rs1, shamt	SRLI(W)	rd, rs1, shamt	MMU Supervisor FENCE	CSGENCE	RV1	
Arithmetic	ADD	I	ADD	rd, rs1, rs2	ADD(W)	rd, rs1, rs2				
	ADD Immediate	I	ADDI	rd, rs1, imm	ADDI(W)	rd, rs1, imm				
	SUBTRACT	I	SUB	rd, rs1, rs2						
Logical	XOR	I	XOR	rd, rs1, rs2						
	XOR Immediate	I	XORI	rd, rs1, imm						
	OR	I	OR	rd, rs1, rs2						
	OR Immediate	I	ORI	rd, rs1, imm						
Compare	AND	I	AND	rd, rs1, rs2						
	AND Immediate	I	ANDI	rd, rs1, imm						
	Set <	I	SLT	rd, rs1, rs2						
	Set < Immediate	I	SLTI	rd, rs1, imm						
Branches	Set < Unsigned	I	SLTU	rd, rs1, rs2						
	Set < Imm Unsigned	I	SLTIU	rd, rs1, imm						
	Branch =	B	BEQ	rs1, rs2, imm						
	Branch ≠	B	BNE	rs1, rs2, imm						
Jump & Link	Branch ≥	B	BGE	rs1, rs2, imm						
	Branch ≤	B	BLE	rs1, rs2, imm						
	Branch < Unsigned	B	BGTU	rs1, rs2, imm						
	Branch ≤ Unsigned	B	BGEU	rs1, rs2, imm						
System	Jump & Link Register	I	JAL	rd, rs1, imm						
	Jump & Link Register	I	JALR	rd, rs1, imm						

Optional Compressed (16-bit) Instruction Extension: RVC			
Category	Name	Fmt	RVC
Loads	Load Word	CI	CL.W rd', rs1', imm
	Load Word SP	CI	CL.WSP rd', rs1', imm+4
	Load Double	CI	CL.LD rd', rs1', imm
	Load Double SP	CI	CL.LDSP rd', rs1', imm+8
Stores	Store Word	CS	CS.W rs1', rs2', imm
	Store Word SP	CS	CS.WSP rs2', imm+4
	Store Double	CS	CS.SD rs1', rs2', imm+8
	Store Double SP	CS	CS.SDSP rs2', imm+8
Arithmetic	ADD	CR	CR.W rd', rs1', imm+16
	ADD Immediate	CR	CR.WADDI rd', rs1', imm+16
	ADD Word	CR	CR.WADDI rd', rs1', imm+16
	ADD Immediate	CR	CR.WADDI rd', rs1', imm+16
Shifts	Shift Left Imm	CR	CR.SLLI rd', rs1', imm
	Branches	CB	CB.BEQ rs1', rs2', imm
	Branches	CB	CB.BNE rs1', rs2', imm
	Branches	CB	CB.BGE rs1', rs2', imm
Jump & Link	Jump	CJ	CJ.W imm
	Jump Register	CR	CR.WJAL rd', rs1', imm
	Jump & Link Register	CR	CR.WJALR rd', rs1', imm
	System Env. BREAK	CI	CI.S.BREAK

Optional Floating-Point Instruction Extensions: RV32F, RV64F, & RV128F					
Category	Name	Fmt	RV32F (Single)	RV64F (Double)	RV128F (Quad)
Move	Move from Integer	R	FMV.W (M) rd', rs1	FMV.D (M) rd', rs1	FMV.Q (M) rd', rs1
	Move to Integer	R	FMV.W (M) rd', rs1	FMV.D (M) rd', rs1	FMV.Q (M) rd', rs1
	Convert from Int	R	FCVT.W (M) rd', rs1	FCVT.D (M) rd', rs1	FCVT.Q (M) rd', rs1
	Convert from Int Unsigned	R	FCVT.WU (M) rd', rs1	FCVT.DU (M) rd', rs1	FCVT.QU (M) rd', rs1
Load	Load	R	FLW (M, D, Q) rd', rs1, imm		
	Store	R	FSW (M, D, Q) rd', rs1, rs2, imm		
	Arithmetic	R	FADD.W (D, Q) rd', rs1, rs2		
	SUBTRACT	R	FSUB.W (D, Q) rd', rs1, rs2		
Mul-Add	Multiply	R	FMULT.W (D, Q) rd', rs1, rs2		
	Negative Multiply	R	FNMULT.W (D, Q) rd', rs1, rs2, rs3		
	Negative Multiply-ADD	R	FNMULTADD.W (D, Q) rd', rs1, rs2, rs3		
	Square Root	R	FSQRT.W (D, Q) rd', rs1		
Sign Inject	Negative SIGN source	R	FNRSN.W (D, Q) rd', rs1, rs2		
	Xor SIGN source	R	FNXOR.W (D, Q) rd', rs1, rs2		
	Minimum	R	FMIN.W (D, Q) rd', rs1, rs2		
	Maximum	R	FMAX.W (D, Q) rd', rs1, rs2		
Compare	Compare Float <	R	FCMPLT.W (D, Q) rd', rs1, rs2		
	Compare Float <=	R	FCMPLTE.W (D, Q) rd', rs1, rs2		
	Compare Float >	R	FCMPGT.W (D, Q) rd', rs1, rs2		
	Compare Float >=	R	FCMPGTE.W (D, Q) rd', rs1, rs2		
Configuration	Read Status	R	FRRSR rd		
	Read Rounding Mode	R	FRRM rd		
	Read Flags	R	FRRFLG rd		
	Swap Status Reg	R	FRRSR rd, rs1		

RISC-V Calling Convention			
Register	ABI Name	Saver	Description
\$0	\$ra	---	Hard-wired zero
\$1	\$ra	Caller	Return address
\$2	\$sp	Caller	Stack pointer
\$3	\$gp	---	Global pointer
\$4	\$tp	---	Thread pointer
\$5-7	\$0-2	Caller	Temporaries
\$8	\$fp	Caller	Saved register/frame pointer
\$9	\$sra	Caller	Saved registers
\$10-11	\$0-1	Caller	Function arguments/return values
\$12-17	\$0-6	Caller	Function arguments
\$18-27	\$0-11	Caller	Saved registers
\$28-30	\$0-6	Caller	Temporaries
\$3-7	\$0-7	Caller	FP Temporaries
\$8-9	\$0-1	Caller	FP saved registers
\$10-11	\$0-1	Caller	FP arguments/return values
\$12-17	\$0-7	Caller	FP arguments
\$18-27	\$0-11	Caller	FP saved registers
\$28-30	\$0-11	Caller	FP temporaries

32-bit Instruction Format									
R	I	S	SB	U	UJ	31	30	29	28
func17	rs2	rs1	func3	rd	opcode	31	30	29	28
imm(11)	rs2	rs1	func3	rd	opcode	31	30	29	28
imm(13)	rs2	rs1	func3	imm(4)	opcode	31	30	29	28
imm(2)	imm(10)	rd	opcode			31	30	29	28
imm(2)	imm(10)	rd	opcode			31	30	29	28

RV128I (128-bit) Instruction Format									
R	I	S	SB	U	UJ	31	30	29	28
func17	rs2	rs1	func3	rd	opcode	31	30	29	28
imm(11)	rs2	rs1	func3	rd	opcode	31	30	29	28
imm(13)	rs2	rs1	func3	imm(4)	opcode	31	30	29	28
imm(2)	imm(10)	rd	opcode			31	30	29	28
imm(2)	imm(10)	rd	opcode			31	30	29	28

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (50-0). RV64I/128I add 10 instructions for the vint forms. The RV1 base of <30 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RV1 instruction. See riscv.org. (R32I15 revision)

Lecture 1 – PULP Platform & PULPissimo microcontroller architecture

- (Many) more details on the RISC-V ISA in tomorrow's lecture on ISA extensions
- For now we'll focus on the essential SW architecture for PULPissimo
 - *Compiler*: we adopt LLVM v18, but any baseline RISC-V **RV32IMC** compiler will do as we use a 32-bit core (CV32E40X)
 - GCC is also a possible option
 - *Runtime environment*: we use the minimal PULP runtime, a very simple SDK that can be used to write small bare-metal test programs (not suitable for application development)
 - Linker script + crt0.s + Makefile rules to easily build code for PULPissimo

A look at crt0.s

- Code @ address `instr_base`
 - `_start`: initial operations of the microcontroller
 - sets up the stack pointer
 - clears bss
 - calls the `main` function

```
#include "config.h"
#include "archi/pulp.h"

.section .text

_start:
/* initialize global pointer */
.option push
.option norelax
1:auipc gp, %pcrel_hi(__global_pointer$)
addi gp, gp, %pcrel_lo(1b)
.option pop

/* init stack pointer */
la sp, __stack_top

/* clear the bss segment */
la t0, __bss_start
la t1, __bss_end
1:
sw zero,0(t0)
addi t0, t0, 4
bltu t0, t1, 1b

/* call main */
li a0, 0 /* a0 = argc */
addi a1, sp, 4 /* a1 = argv */
li a2, 0 /* a2 = envp = NULL */
call main
tail exit
```

A look at crt0.s

- > Code @ address `instr_base`
 - > **_start**: initial operations of the microcontroller
 - > sets up the stack pointer
 - > clears bss
 - > calls the **main** function
 - > *interrupt vector table* from `0x0` to `0x80`
 - > in default `crt0.s`, all but one point to a **default_handler**, which just returns
 - > at address `0x80` the initial reset vector: a simple `jal` to the **_start** symbol
 - > **loop**: when the program returns from **main**, it will end in this infinite loop
 - > **change_stack**: move to another stack pointer (e.g., in boot from SPI Flash)

```
.global change_stack
change_stack:
    mv sp, a2
    jr a1


.section .vectors, "ax"
.option norvc;
.org 0x0
jal x0, default_handler
/* ... */
jal x0, default_handler

/* reset vector */
.org 0x80
jal x0, _start
.org 0x84

loop:
    j loop

default_handler:
    mret
```


PULPissimo boot procedure (ROM + Flash)



> Boot from the boot ROM

- > Start from **_start** symbol
- > Jump to a **main** within the boot ROM itself
 - > copy program code from SPI Flash, HyperFlash, etc. to TCDM
 - > jump to the entry point (using **change_stack**)

PULPissimo boot procedure (JTAG / simul. preload)



- > **Boot from the boot ROM**
 - > Start from **_start** symbol
 - > Jump to a **main** within the TCDM
 - > This is what we use in our RTL simulation!

And now... practice!



- > **The hands-on material + the Teaching Assistants will lead you in your first experiments on the PULPissimo platform**
 - > Introduction to the PULPissimo simulation environment
 - > You will download and learn to build and use the PULPissimo environment using a simple application a-la-helloworld
 - > Running an helloworld already uses much of the functionality presented today, and a bit more (especially from the I/O viewpoint)
 - > Develop a simple application (FIR filter) and evaluate its performance
 - > If you are rusty with C, a good occasion to get productive again!
 - > Good preparation for what we do in the next few days
 - > Test a few useful facilities: disassembly, tracing, waveform debugging

Thank you

