

## Deeploy: Enabling Energy-Efficient Deployment of Small Language Models On Heterogeneous Microcontrollers

Integrated Systems Laboratory (ETH Zürich)

Moritz Scherer scheremo@iis.ee.ethz.ch

Luka Macan, Victor Jung, Philip Wiese, Luca Bompani, Alessio Burrello, Francesco Conti, Luca Benini

**PULP Platform** Open Source Hardware, the way it should be!

@pulp\_platform 🔰 pulp-platform.org 💸



## Today's TinyML Application Landscape

TinyML On-Device Processing



**Extracted Information** 





**Raw Sensor Data** 



# Towards Multi-modal TinyML

- Today's TinyML is mainly a compression tool
  - Extract and transmit compressed information
  - Sensor control and actuation logic is hand-crafted

- Efficient and effective sensor control is hard
  - Dynamic noise conditions
  - Multi-modal dependencies your audio input might affect your camera control
- Need to close the on-device control loop
  - Using multi-modal, context-aware models





## The TinyML Compiler Gap

- Multi-modal models trend towards foundation models (FMs)
  - Large transformer models (Billions of parameters)
  - Transformer models are good at multi-modal input processing
  - Small Language Models (SLMs) show promise as application-specific FMs
- TinyML uses heterogeneous MCUs
  - Software-managed caches, few MBs of memory
  - Application-specific accelerators

ALMA MATER STUDIORUM

**ETH** zürich



- No turnkey solution for "truly TinyML" heterogeneous MCUs
  - Options for application-scale devices (PCs, Servers, ...)

30 09 2024

• MCU-scale toolchains come with vendor-lock or deployment limitations





### **Motivation & Contribution**

How do we close the TinyML Compiler Gap for small FMs?

- We introduce Deeploy, a bottom-up DNN compiler for heterogeneous MCUs
  - Novel tiling & allocation algorithm implements spill-free network execution
  - Vendor-agnostic backend, with extensible expert-optimized low-level kernels
- Deeploy achieves SoA results on the MLPerf Tiny benchmark
- Deployed an SLM on Siracusa, a heterogeneous TinyML MCU
  - Achieving 340 Tokens/sec @ 490 uJ/Token
  - Using on-chip memory only







### An End-to-end Edge Al Stack





# Deeploy's Frontend – Engine-aware lowering



- Graph lowering is platform-dependent
  - Taking into account engine mapping options
  - Graph remains fully ONNX compliant
- Nodes are matched with low-level kernels
  - Kernel libraries like CMSIS-NN, PULP-NN are supported
  - Custom kernels may be added as well
- Execution schedule is based on heuristics
  - Optionally defined by the user
- How do we manage on-chip memory?





# Deeploy's Midend – Tiling & Memory Allocation

### **Tile Constraint Flow**

Symbolic Buffer Sizes

Input Tile

**ETH** zürich

Output Tile

### Core Idea: Control on-chip memory use

Express tiling constraints in a single Integer Linear Program (ILP)

#### Operator Constraints:

Constrain partial inputs to produce valid partial outputs

### Target Constraints: Constrain partial inputs to work with HW target



### **Core Idea: Schedule allocation offline to fit into on-chip memory** Symbolically calculate the maximum memory load

< Available On-Chip Memory

Solve resulting ILP for joint tiling & allocation solution!

8



Weight Tile

# Deeploy's Midend – Optimizing Memory Allocation





### Static allocation guarantees spill-free network execution





9

# Deeploy Backend – Vendor agnostic code generation

- Backend generates low-level C Code
  - Tiling & memory allocation from midend
  - Using operator mapping from frontend
- Deeploy provides code generation primitives
  - Device offloading
  - Double-buffered DMA transfers
  - Fork-synch based multi-core programming
- Bottom-up code generation accelerates reuse
  - Bring your own expert-optimized kernel templates!

	Backend	
	:	
	:	
ļL	Low Level C Code Generation	



## **Putting Deeploy into Practice - Siracusa**





## Towards Small Foundation Models for TinyML

"MicroLlama" – 4.2 MParameter Llama model



- Reuse N-EUREKA's 1x1 convolution to map linear layers
  - Linear weights are kept untiled in weight memory
- Run all other operators on the cluster



Measured in-silicon Performance

340 Tokens per Second 490 μJ per Token



## Comparing TinyML compilers

- Deeploy achieves SoA performance
  - Benchmark TinyML workloads
  - Emerging Small Foundation Models
- Deeploy supports your MCU platform
  - ARM, RISC-V, Accelerators, emerging memories, NUMA, ...

Embedded Tool Name	Supports Transformers?	Supports Accelerators?	Supports memory-aware Tiling?	Open and extensible?
TensorFlow Lite	×	×	×	
STM Cube Al	×	×	×	×
GreenWaves NNTool				×
Dory	×	×		
Deeploy				





**ETH** zürich

### The Last Word

- Deeploy allows leveraging heterogeneous MCUs for multimodal AI
- Midend generates fully static memory allocation, including tiling
- Front- and Backend capable of exploiting dedicated accelerators
- Demonstrated fully on-chip SLM inference on an MCU
  - Running entirely bare-metal, leveraging expert-optimized kernels
  - 340 Tokens/sec @ 490 uJ/Token
- Everything's open-source!
  - Quantlib for DNN Training & Quantization
  - Deeploy
  - PULP-NN & PULP-NNX kernel libraries
  - GVSoC Siracusa platform simulator



github.com/pulp-platform/deeploy



