### Special Session on RISC-V and open source hardware

### **Part1** - 11:00-12:30

- Frank Gürkaynak (ETHZ)
  - This talk 🙂
- Yvan Tortorella (UniBo)
  - Redundancy schemes for PULP systems
- Michael Rogenmoser (ETHZ)
  - Practical implementations and cooperations for reliable architectures using open source hardware
- Markus Ulbricht (IHP)
  - Building a Resilient and Dependable RISC-V System

### Part 2 - 14:00-15:30

### • Ilia Polian (U. Stuttgart)

- System-level Fuzzed Testing for RISC-V
- Carles Hernandez (UPV)
  - SELENE: A RISC-V Platform for safetyrelated Applications
- Nele Mentens (U. Leiden)
  - RISC-V for Security Applications



### Supported by FRACTAL project

### https://fractal-project.eu/

This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 877056. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Spain, Italy, Austria, Germany, Finland, Switzerland.



### The first 10 years of PULP Platform and open source HW

Integrated Systems Laboratory (ETH Zürich)

Frank K. Gürkaynak kgf@iis.ee.ethz.ch

**PULP Platform** Open Source Hardware, the way it should be!



@pulp\_platform >> pulp-platform.org



youtube.com/pulp\_platform

# We started almost excatly 10 years ago (April 2013)

- Investigating new computing architectures
  - Efficient over a wide range from IoT applications to HPC systems
- Key points

**ETH** zurich

- Parallel processing
- Near threshold computing
- Efficient switching between operating modes
- Making best use of technology
- Heterogeneous acceleration
- Parallel Ultra Low-Power (PULP) platform was born





You need a 'core' to build computer architectures

- Initially we did not want to design our own processors
  - Wanted to use available processors (ARC, ARM.. )
  - It proved difficult to design systems that we could share with our collaborators
- Then we used OpenRISC cores (2013-2015)
  - We had to completely redesign and optimize these cores
- We moved to RISC-V starting in 2015
  - Adapted the decoder of our optimized OpenRISC core
  - Make use of a growing SW development environment
  - ETH is one of the founding members of the RISC-V foundation









# Our research focus: cluster-based many-core accelerators

#### P U P

#### **Innovation factors**

#### Extensions to processor cores

- Explore new extensions
- Efficient implementations

#### **Shared-memory Accelerators**

- Domain specific
- Local memory

#### Multiple computing clusters

ALMA MATER STUDIORUM

- Communication
- Synchronization

**ETH** zürich







## Today the PULP team has grown to more than 70 people



- Headed by Luca Benini
- Teams in both ETH Zürich and University of Bologna







### In the last 20 years IC Design has changed a lot



What used to be a complete chip is now a small part of a SoC !





3.3 mm

### There is so much that makes up a modern SoC

**ETH** zürich

ALMA MATER STUDIORUM







# In a typical design, innovation is only in a limited scope





#### **Open-source silicon-proven SoC template helps concentrate work where it counts**



Frank K. Gürkavnak - The first 10 years of PULP Platform and open source HW

**ETH** zürich

ALMA MATER STUDIORUM



### For us open source is a necessity to manage our projects!

P U P

- Modern IC design is complex and expensive
  - We need partners to help and collaborate
  - We need support (IPs, donations) to realize designs



- Makes it easy to collaborate with external partners (both industrial and academic)
  - Less paperwork/NDAs to get started
  - Partners see/are aware of what we provide
- What we do can be re-used (permissive licensing) by our partners
- Results can be more easily verified

ALMA MATER STUDIORU

**ETH** zürich



# RISC-V has been a game changer for computer research



### RISC-V Foundation established in 2015

- ETH Zürich is a founding member
- More than 3'000 members
- Headquarters in Zurich
- Nice ISA design, patent troll safe, extensible
  - Huge momentum

**ETH** zürich

• ISA is essentially a document

ALMA MATER STUDIORUM

- Defines 32/64/128 bit architectures
- What are the instructions, what effect do they have
- ISA divided into several extensions
  - Working groups decide and work on the definitions
  - Several are ratified, work continues on others

	Name	Description
	I.	Integer
	E	Integer with 16 registers
	С	Compressed Instructions
	Μ	Multiplication
	F	IEEE 32b floating point
	D	IEEE 64b floating point
	Q	IEEE 128b floating point
	Α	Atomic instructions
	V	Vector extensions
	Р	Packed SIMD extensions
	В	Bit manipulation
	•••	and more



### RISC-V is a game changer

### It's the Software, stupid!

ALMA MATER STUDIORUM

**ETH** zürich

<ul> <li>Toolchains</li> </ul>	GCC, LLVM
<ul> <li>System tools</li> </ul>	Emulators: QEMU, TinyEMU, Spike, Renode Bootloaders: Coreboot, U-boot, BBL, OpenSBI BINUTILS, GDB, OpenOCD, Glibc, Musl, Newlib
<ul> <li>Language Runtimes</li> </ul>	C, C++, Fortran, GO, Rust, Java, Ocaml,
<ul> <li>Operating Systems</li> </ul>	Linux: Fedora, OpenSUSE, Gentoo, OpenEmbedded/Yocto, Buildroot, OpenWRT, FreeBSD FreeRTOS, Zephyr, RTEMS, Xv6, HelenOS

#### https://wiki.riscv.org/display/HOME/RISC-V+Software+Ecosystem



### Are RISC-V processors better than XYZ?

- Actual performance depends on the implementation
  - RISC-V does not specify implementation details (on purpose)
- It is a modern design, should deliver comparable performance
  - If implemented well, it should perform as good as other modern ISA implementations
  - In our (ETH Zürich) experiments, we see no weaknesses when compared to other ISAs
  - It also is not magically 2x better
- High-end processor performance is not much about ISA
  - Implementation details like technology capabilities, memory hierarchy, pipelining, and power management are more important.





### **RISC-V** foundation only defines the ISA

- The ISA is free, implementations can be done by anyone
  - ETH Zürich specializes in efficient SystemVerilog based open source implementations
    - RI5CY/CV32E40P: 32bit Micro-processor with DSP extensions (maintained by OpenHW)
    - Ibex: 32bit minimal processor (maintained by LowRISC)

ALMA MATER STUDIORI

Hzurich

- Snitch: 32bit small core specialized for cluster based systems
- Ariane/CVA6: 64 bit Linux capable core (maintained by OpenHW)
- There are many others (SiFive, Codasip, Andes, Frontgrade, IIT-Madras,.. and more)
- Implementations can also be commercial, it is only the ISA that is open
- The foundation is working on a set of compliance tools
  - Only foundation members are allowed to officially call their implementations RISC-V



## What PULP provides is a box of building blocks



### PULP uses a permissive open source license

- All our development is on GitHub
  - HDL source code, testbenches, software development kit, virtual platform

### <u>https://github.com/pulp-platform</u>

• Allows anyone to use, change, and make products without restrictions.



#### Heterogeneous Research Platform (HERO)

HERO is an **FPGA-based research platform** that enables accurate and fast exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU. Currently, 32-bit RISC-V cores are supported in the accelerator and 64-bit ARMv8 or RISC-V cores as host CPU. HERO allows to seamlessly share data between host and accelerator through a unified heterogeneous programming interface based on OpenMP 4.5 and a mixed-data-model, mixed-ISA heterogeneous compiler based on LLVM.

HERO's hardware architecture, shown below, combines a general-purpose host CPU (in the upper left corner) with a domain-specific programmable many-core accelerator (on the right side) so that data in the main memory (in the lower left corner) can be shared effectively.







#### ETHZÜRICH () ALMA MATER STUDIORUM

### Most of our Open Hardware is still only RTL





ΤΥΡΕ	EXAMPLES	STATUS
Open Specifications	RISC-V	Established
Architectures	PULP	Quite mature
Implementations in RTL	Snitch, Hero	Many







ΤΥΡΕ	EXAMPLES	STATUS
Open Specifications	RISC-V	Established
Architectures	PULP	Quite mature
Implementations in RTL	Snitch, Hero	Many
Open source Hard IP	FLL, DDR PHY	Very Limited







ΤΥΡΕ	EXAMPLES	STATUS
Open Specifications	RISC-V	Established
Architectures	PULP	Quite mature
Implementations in RTL	Snitch, Hero	Many
Open source Hard IP	FLL, DDR PHY	Very Limited
Process Design Kits Dependency	Skywater 130nm	Just Started







ΤΥΡΕ	EXAMPLES	STATUS
Open Specifications	RISC-V	Established
Architectures	PULP	Quite mature
Implementations in RTL	Snitch, Hero	Many
Open source Hard IP	FLL, DDR PHY	Very Limited
Process Design Kits	Skywater 130nm	On its way
Open Source Tools	Open Lane	Quite usable





### What is PULP doing to maintain our cores?

- We (ETHZ and University of Bologna) are research groups
  - Motivated to develop new architectures and systems
  - We needed efficient RISC-V cores (and peripherals) for our work
  - Not so good (or interested) in providing industrial level support for these cores
- We need help to
  - Provide support
  - Develop industrial verification
  - Governance of open source repositories
- Happy to receive this help from
  - Open HW group (Ariane -> CVA6, RI5CY -> CV32E40P)
  - LowRISC (ZeroRiscy -> Ibex)
  - Others?











## Academic open source $\rightarrow$ Industrial open source

- OpenHW Group is a not-for-profit, global organization (EU,NA,Asia) driven by its members and individual contributors where HW and SW designers collaborate in the development of open-source cores, related IP, tools and SW such as the Core-V family of cores.
- OpenHW Group provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.





ETH zürich 👜 alma mater studiorum

### **Industrial Collaborations**





#### Currently working with Meta, Intel, GF, IHP, PragmatIC, IIT





### Open source collaboration scheme explained





ETHZÜRICH

### So proud to have supported others in their research





**ETH** zürich

ALMA MATER STUDIORUM





#### Check http://asic.ethz.ch for all our chips

### Coming soon from the PULP team



## A bit of a public service announcement

**ETH** zürich

ALMA MATER STUDIORUM

# **RISC-V Summit Europe** Barcelona RISC Join us in Barcelona – Registration open - https://riscv-europe.org/index.html **Monday-Friday** 5-9 June 2023





There is much more to come ...





# Additional Slides

#### d open source HW



### Our latest design Occamy: 0.75 TFLOP/s, 400+ cores

- Chiplet based design
- 2x Compute chiplets (Occamy)
  - 216+1 RISC-V cores
  - GF12LPP
  - Running at 1 GHz
- 2x 16GByte HBM memories
- Silicon Interposer (Hedwig)
- Finished in less than 15 months

How did we manage this?

• Taped out on 1<sup>st</sup> of July 2022

More on Occamy – talk by Gianna – Wed 14:15 – Chiplets for AI

### Flipside of RISC-V extensions: Many many extensions



#### https://wiki.riscv.org/display/HOME/Specification+Status

Zacas, Smaia, Ssaia, Zfbfmin, Zvfbfmin, Zvfbfwma, Ssqosid, Zicond, Zxmctr, Smcntrpmf, Sdext, Sdtrig, Smclic, Ssclic, Suclic, Smclicshv, Smclicconfig, Svadu, Zjid, Zimop, Zihintntl, Zbpbo, Zpn, Zpsfoperand, Zjpm, Smrnmi, Zfa, Zisslpcfi, Sscdeleg, Smcdeleg, Sspmp, Zvbb, Zvbc, Zvkg, Zvkn, Zvkned, Zvkng, Zvknha, Zvkbnhb, Zvks, Zvksed, Zvksq, Zvksh, Zvkt, Zvknf, Zvfh, Zvfhmin, Zca, Zcb, Zcd, Zce, Zcf, Zcmp, Zcmt, Zicntr, Zihpm, Shcounterenw, Shvstvala, Shtvala, Shvstvecd, Shvsatpa, Shqatpa, Sscounterenw, Ssstateen, Sstvala, Sstvecd, Sstvecv, Ssu64xl, Svade, Svbare, Za128rs, Za64rs, Ziccamoa, Ziccif, Zicclsm, Ziccrse, Zic64b, Ztso, Zmmul, Zawrs, Zve32x, Zve32f, Zve64x, Zve64f, Zve64d, Zba, Zbb, Zbc, Zbs, Zfinx, Zfh, Zfhmin, Smepmp, Zbkb, Zbkc, Zbkx, Zknd, Zkne, Zknh, Zksed, Zksh, Zkn, Zks, Zkt, Zk, Zkr, Sm1p12, Ss1p12, Sv57, Zicbom, Zicbop, Zicboz, Smstateen, Sstc, Sscofpmf, Svinval, Svnapot, Svpbmt, Zihintpause **ETH** zürich ALMA MATER STUDIORUM Frank K. Gürkaynak - The first 10 years of PULP Platform and open source HW



### Open Source Hardware licensing still a critical issue

- Two main flavors, divided opinion
  - Permissive (Apache, MIT, BSD..): Favored by the industry, minimum obligations
  - **Reciprocal** (GPL, LGPL,..): Feared by industry
- In theory, it should be possible to have reciprocal licensing for open hardware
  - For example text of LGPL problematic for IC Design use.
  - Cern OHL (<u>https://cern-ohl.web.cern.ch/</u>), comes in many flavors (reciprocal, permissive)
  - Still more work needed, not many people understand issues of IC Design
  - Lawyers (in companies) prefer well-known licenses (less work for them).
- PULP uses Solderpad (<u>http://solderpad.org/licenses/</u>)
  - Permissive license based on Apache

ALMA MATER STUDIOR

Hzurich

- Clarifications for hardware use added by Andrew Katz
- Had no issues (so far) neither with academic nor industrial collaborations



## Timeline of Parallel Ultra Low Power (PULP) project

**ETH** zürich

ALMA MATER STUDIORUM



