



FOUNDATION
OPENHW[™]
— PROVEN PROCESSOR IP —

Revolution in Chip Design

Enabling Open Source RISC-V Designs For Commercial Use

Florian 'Flo' Wohlrab

florian.wohlab@eclipse-foundation.org

Agenda

- Which problem OpenHW solves
Why do we need OpenHW anyway
- Who is OpenHW
- Who is using open source IP
- What is coming

THANK YOU PULP TEAM!

Thank you for open sourcing your work

Thank you for pushing the boundaries

Thank you for all the amazing work around Chip Design and
especially RISC-V

Thank you for being an amazing OpenHW Member



FOUNDATION
OPENHW[™]
— PROVEN PROCESSOR IP —

Semiconductors: A Global Industry

The Oil of the Digital Age

Why do we need semiconductors?



Automation



Computing



Communications



Energy
Management




Healthcare



Sensing

Semiconductor global market




**\$790
Billion**
2025



**\$1
Trillion**
2026

Semiconductor global market

Year-to-year Sales December '24-'25




**SIA/WSTS Global
Semiconductor Sales Table**


Why do we need RISC-V in Europe?

\$790B

Semiconductor
Market Value 2025



EU Market
Share Today



EU Market Share
by 2030



Why Open Source Hardware? Why OpenHW?

Democratizing access and the production of state-of-the-art systems-on-chip (SoC) for commercial, research and training applications on a global scale.

Commercial

Fast changing world
Need for faster adoption
Need for greater flexibility

Research

Real world Code
Open Exchange with others
Bringing research into
Industry

Everyone

Enable a revolution of chip
design by democratizing IP
access



FOUNDATION
OPENHW[™]
— PROVEN PROCESSOR IP —

The OpenHW Foundation accelerates the development and adoption of verified, open source RISC-V processor cores and related IP. Being part of the OpenHW Foundation gives you direct access to a vibrant community that is building industrial-grade RISC-V cores and more that meet the demands of modern commercial applications like HPC, automotive, FPGAs, edge, embedded systems and IoT.

**Industry-aligned
Standards**



**Industrial-grade
Cores and IP**



**Global Innovation
Ecosystem**



OpenHW Business Model

And Who we are

The Eclipse Foundation Advantage





















OpenHW Foundation is part of the Eclipse Foundation

For over 20 years, the Eclipse Foundation has provided a trusted home for open source projects of all sizes, from small developer communities to global enterprises. Our proven vendor-neutral governance and processes help projects and industry collaborations grow, thrive, and deliver real-world impact.

<p>Governance & Stewardship</p>  <p>Guiding vendor-neutral development & ensuring sustainability</p>	<p>IP Management & Licensing</p>  <p>Delivering IP confidence through due diligence & commercially-friendly OSI licenses</p>	<p>Community Development & Participation</p>  <p>Building diverse communities & driving contributions</p>
<p>Branding, Marketing & Events</p>  <p>Building project brands, driving awareness, and hosting developer conferences and community events</p>	<p>Infrastructure & Security</p>  <p>Providing reliable IT services and implementing supply chain security best practices</p>	<p>Fundraising & Ecosystem Development</p>  <p>Through Working Groups, raising funds and recruiting member organisations</p>

A trusted home for global collaboration

The Eclipse Foundation exists to empower global open source collaboration and innovation. As a vendor-neutral home to 400+ projects, we provide the governance, infrastructure, and community support needed to build sustainable technologies and thriving ecosystems.

Enterprise Java	Automotive & mobility	Embedded & IoT	Next-gen dev tooling	Emerging collaborations
     <p>Future Directions</p>	   	    	  	  

Global collaborations at OpenHW

1

The Eclipse Foundation

Empowering a global community with a mature, scalable, and business-friendly environment that drives collaboration around expanding the RISC-V software ecosystem



2

The Rigoletto Research Project

Supporting the transition from classical automotive Electronic Control Units (ECUs) to fully programmable Domain Control Units (DCUs) or Zonal Control Units (ZCUs)



3

The Tristan Research Project

Delivering high quality, industrial-grade, open source RISC-V cores as a base for SME in Europe to build upon for improved sovereignty, time-to-market, and focus on innovation



4


RISC-V International

Working hand in hand to drive adoption of the open standard RISC-V Instruction Set Architecture (ISA), related specifications, and stakeholder community




A global community of innovation


The **OpenHW Foundation** member community is democratizing the production of state-of-the-art systems-on-chip (SoC) for commercial applications on a global scale. Join us!




Chat with the OpenHW community on Mattermost




Attend our technical Working Group calls




Explore the OpenHW Foundation repository



Stay informed via the Community Newsletter



Collaborate with the community on mailing lists



Visit the team at industry events

OpenHW Background & Business Model

- Founded 2019
- Mission “make Open Source RISC-V Cores industrial grade”
- Many Open Source Cores, but ready to use?
- Verification and open bugs is an issue
 - OpenHW: If everyone comes together and does a little, we get robust Cores for everyone
- Since Jan 2025 part of Eclipse Foundation
- Financed via Member fees
 - Eclipse member fee <https://www.eclipse.org/membership/#tab-fees>
 - OpenHW member fee <https://www.eclipse.org/org/working-groups/openhw-foundation/charter/>
 - Member fees are based on company revenue

OpenHW Foundation Membership



AI NEKKO.



Barcelona Supercomputing Center
Centro Nacional de Supercomputación



CAPABILITIES LIMITED



Chips-IT
ALL IN SMALL



lowRISC



Enabling the Digital World



Red Hat

SIEMENS



北京开源芯片研究院
BEIJING INSTITUTE OF OPEN SOURCE CHIP



ETH zürich



Fraunhofer



中国科学院软件研究所
Institute of Software Chinese Academy of Sciences



UC SANTA BARBARA



POLITÉCNICA



ALMA MATER STUDIORUM
UNIVERSITÀ DI BOLOGNA



Politecnico di Torino



The OpenHW Foundation team

Core Team



Florian Wohlrab

Head of OpenHW Foundation



Mike Thompson

Director of Engineering Verification



Cairo Caplan

Verification Engineer



Junchao Chen

Verification EE



Ihsan Thair

Verif EE



Frédéric Desbiens

Sr. Manager, Embedded & IoT Programs



Davide Schiavone

Director of Engineering Cores



Charley Man

Sr. Content Manager



Thea Aldrich

Sr. Manager Product Marketing

Extended Team



Mike Milinkovich

Executive Director



Gaël Blondelle

Chief Membership Officer



Thabang Mashologu

VP, Community & Outreach



Sharon Corbett

Program Director Industry Collaboration Operations



Wayne Beaton

Director Open Source Projects



Michael Plagge

VP, Ecosystem Development



Clark Roundy

Director, Head of Outreach & Engagement


+90 staff globally

Use Cases of OpenHW

AI at the Edge



- Low-power
- Suitable for deeply embedded applications
- Available in M.2 form factor
- Leveraging OpenHW RISC-V IP
 - Shipping in volume
 - Used in real world
 - European UniCorn




RISC-V in Automotive

Bosch in Tristan
(a Europe
Chips JU
consortium)

ADAS for
object detection
powered by
OpenHW CVA6
RISC-V

2 Cores,
different config.


ADAS* A.I : Camera/Radar Image classification




* : ADAS : Advanced Driver Assistance Systems

Automotive Electronics ME/IC/PAY

© Robert Bosch (France) SAS 2023. All rights reserved, also regarding any disposal, exploitation, reproduction, editing, distribution, as well as in the event of applications for industrial property rights.



<https://saturncloud.io/blog/a-comprehensive-guide-to-convolutional-neural-networks-the-eli5-way/>



Source: <https://www.youtube.com/watch?v=Hfj7wsad1tA>

OpenHW CVA6 in Chiplet's – REBECCA


- EU Project REBECCA

Hardware Global Routing

- Chiplet-to-Chiplet
- CVA6 for Linux
- 2 HyperRAM channels


Software Device Driver

- Memory allocation
- Non cacheable or flashcache
- Physical addresses to accelerators



Collaboration CVA6 -> CVA6S -> CVA6S+

- CVA6 IPC (Instructions Per Clock) is constrained by its simple, scalar in-order front-end microarchitecture
- CVA6S is the superscalar dual-issue version of CVA6 by Thales, making the core suitable for more demanding workloads (×2 instruction fetch width, ×2 decoding and issue logic, Secondary ALU)




- Enhance to CVA6S+ by adding:
 - Register renaming
 - Improved branch predictor
 - ALU-ALU forwarding
 - FPU integration in superscalar mode
 - L1 HDPCache

OpenHW Products/Roadmap



OpenHW Foundation Deliverables

- **License**
 - Apache 2.0/Solderpad
- **Cores**
 - SystemVerilog
- **Test benches**
 - UVM, System Verilog, a little python and tcl
- **Tools**
 - Siemens Mentor Questa, Cadence, Synopsys,
 - Verilator, Yosys,...
- **Support software**
 - Compilers (LLVM, GCC)
 - RTOSes (FreeRTOS, Eclipse ThreadX)
- **Documentation**
- **FPGA Board Images / SOCs**



OpenHW RISC-V Roadmap

ready
In Develop.
Planning*



OpenHW's roadmap is member-driven and may change without further notice
*Cores marked as "in planning" are under discussion or expected to be added but not yet started, nor guaranteed to be delivered

ARM equivalent

ARM M0+

ARM M4/M33

ARM M7 / A7 / A55


.....

Product details

Cores and more


CV32E20 – 2 Stage Deeply Embedded

- 2-stage, in-order, single-issue
- RV32[I|E][M]CZicount_Zicsr_Zifencei[_Zce]
- M-mode, CLINT, OBI
- Low area core
 - Optimized power and area for control-oriented applications
 - Starting point lowRISC Ibex (which started from ETH zero-riscy)
 - Clean-up parameters
 - Aligning IP interface with CV32E40* cores
- Project goal: industrial grade (TRL 5)




CV32E40P:v2 - MCU with custom DSP extension

- RV32[I|E][M] XPULP
- RV32PULP_XPULP extensions
 - Verification and Reference Model with RVFI
 - Moving the existing instructions to the RISC-V custom space
 - SW support with upstream GCC and LLVM compiler
 - LEC to v1 when PULP_XPULP=0
- RV32F extensions
 - Verification
- Project goal: industrial grade (TRL 5)
 - Status: 5 missing proofs for a custom module HW_loops missing




CV32E40S – MCU Style Security Core

- 4-stage, in-order, single-issue
- RV32[I|E][M|Zmmul]
- Zca_Zcb_Zcmp_Zcmt
[Zba_Zbb_Zbc_Zbs_Zkt_Zbkc]
ZicsrZifenceiXsecure
- M/U-mode, CLINT or CLIC, OBI,
ePMP, PMA, bus error
- Xsecure: Custom Security Extensions
- Project goal: industrial grade (TRL 5)




OpenHW CVA6 – old Engineers view

- 6-stage, in-order, single-issue
- RV{32|64}IMAC[FD][V]Zicsr
- M/S/U-mode, CLIC, AXI
- Flexible application core
 - Linux-compatible thanks to MMU
 - 32 or 64 bit (CV32A6, CV64A6) from same RTL (64b from ETH, 32b from Thales)
 - L1 caches
- Project goal: industrial grade (TRL 5)
 - CV32A60X by Thales a 32bit Core has reached TRL5




CVW / CV-Wally – Application ready Core

- 5-stage, single-issue, in-order
- RV{32,64}{I,E}[M][F[Zfh][D][Q]][A][C]
 - Cache
 - none, associativity, capacity
 - Branch Prediction
 - none, 2b BHT, GSHARE
 - MMU and TLB
 - entries, sv32/sv39/sv48
- M, S, U Privileged support
- CLIC (and PLIC support)
- Targets both FPGA and ASIC
- Expect first RVA23 Profile compliant open source CPU by Q4,'26
- Project goal: industrial grade (TRL5)




CORE-V CVA6 Platform


- Pre-built, open-source, vendor neutral, RISC-V systems built on bench top Digilent Genesys2 FPGA boards and FPGA-based Amazon EC2 F1 instances, for dual & octal CORE-V CVA6 coherent clusters
- SW CI environment running on Red Hat RISC-V Fedora Linux "out of the box" (no bitstream generation or setup required)
- Community based, inherently updatable to address issues raised while keeping pace with RV Platform & Profile standard setting
- <https://github.com/openhwgroup/cva6-platform>



OpenHW CORE-V MCU - Example




- Real Time Operating System (e.g. FreeRTOS, ThreadX) capable ~400+MHz CV32E4 MCU
- Multiple low power peripheral interfaces (SPI, GPIO, I2C, HyperRAM, CAMIF, etc) for interfacing with sensors, displays, and connectivity modules
- Built in 22FDX with GlobalFoundries
- Full Project on Github




Coming: OpenHW CORE-ET Silicon Platform

- Esperanto IP first commercial ManyCore 1024 RISC-V AI Chip
- AI Nekko is making the IP Open Source at OpenHW
- Tapeout in TSMC 16nm sheduled


ET-Minion
 • RV64IMFC + Zicsr + Zifencei
 • In-Order execution with 2 Hardware Threads



Minion



8x Minion = Neigh



4x Neigh = Shire



AI NEKKO.





FOUNDATION
OPENHW[™]
— PROVEN PROCESSOR IP —

RISC-V in Europe

**Building the Infrastructure for European Success
and making it accesible**

EU Success Story #1: Tristan Research Project

- EU-funded via Chips JU
- SME-first strategy
- CVA6, CVE4 & CVA6 used in real European designs
- OpenHW: Core provider and project enabler



ETH zürich

THALES



SIEMENS



ALMA MATER STUDIORUM
UNIVERSITÀ DI BOLOGNA



EU Success Story #2: Rigoletto Research Project

- **Business Goal:** Supporting the transition from classical automotive Electronic Control Units (ECUs) to fully programmable Domain Control Units (DCUs) or Zonal Control Units (ZCUs)
- **Technical Goals** (from the proposal document):
 - “Establish the foundation for a next-generation Automotive Hardware Platform based on the open RISC-V instruction set architecture (ISA).”
 - “Developing RISC-V intellectual property (IP) components, including processor cores, accelerators, interconnects, memory hierarchy and peripheral subsystems.”



64
partners

€67.3M
est. Cost

€19.3M
EU
funding

~3 FTE
EF

EU Success Story #3: Turandot Research Project

- **Business Goal:** Develop in-vehicle high-performance automotive RISC-V reference hardware platform capable of PetaOPS computing taped-out on leading-edge processes
- **Technical Goals** (from the proposal document):
 - “develop RISC-V–based high-performance and real-time microprocessors for Automotive, including application processor solutions, AI accelerators and IP’s library, validated and benchmarked against state-of-the-art competition”
 - “deploy the next-generation E/E architectures in future digital vehicles to make them most competitive in terms of performance vs. non-RISC-V alternatives”



34
partners

€272.3M
est. Cost

€78.6M
EU
funding

~2 FTE
EF

RISC-V in Europe – making it accessible

The Silo Problem

Europe has world-class IP, but it's hidden in silos:



Unified RISC-V IP Access Platform

- Available at <https://openhwgroup.github.io/tristan-isolde-unified-access-page>
- Embedded at TRISTAN web page at <https://tristan-project.eu/uap>

Overview

- **Welcome page** – welcome page encompassing the role of the UAP as the reference for developed RISC-V IPs developed under EU projects (TRISTAN, ISOLDE and others).
- **Platform page** – comprising a dynamic table, with the latest IPs information as available under the Virtual Repository.
- **Editor page** – to edit or update IP and project entries.
- **Help page** – guide on how to contribute to the UAP or its Virtual Repository catalogue of IPs, *currently under construction*.

UNIFIED RISC-V

UNIFIED RISC-V IP ACCESS PLATFORM

Welcome to the **European Unified RISC-V IP Access Platform** — a structured and expandable entry point designed to catalogue, document, and promote the IP assets initially developed in various European research projects such as **TRISTAN**, **ISOLDE**, and many others, with a specific focus on **RISC-V**.

This platform consolidates hardware and software components and offers a coherent view of their maturity, usability, licensing, and integration workflows.

While not all elements are fully implemented yet, the platform already contributes to several priority objectives, including:

- **Improving visibility and accessibility** by centralising information in a single access point;
- **Strengthening exploitation foundations** by clarifying how IPs relate to project-level strategies;
- **Facilitating interoperability and documentation** through initial workflow descriptions and structured repository information;
- **Aligning practices** with related initiatives beyond **TRISTAN**, such as **ISOLDE**, **Rigoletto**, and others, to move toward consistent governance and IP management;
- **Supporting internal and external adoption** with clearer structures and integration pathways.

Additional features — such as KPI-based adoption monitoring, extended interoperability matrices, reinforced internal tooling adoption, and long-term community-building activities — are planned as part of the platform's **progressive roadmap**.

The platform acts as a **static unified access page**, pointing to repositories hosted on the **OpenHW Foundation GitHub**, automatically mirrored to a European-hosted **GitLab** instance and to other public forges as applicable, or maintained as private assets. It provides documentation, status information, and an evolving structure designed to better support integration across toolchains, accelerators, and infrastructure components.

Our ambition is to progressively transform this platform into a sustainable, interoperable, and community-oriented resource for the broader **RISC-V ecosystem** — while transparently reflecting the incremental progress being made.

[Access the Platform](#)

Supported by

TRISTAN ISOLDE

Funding

Funded by the European Union

This platform is supported by the European Union.

Chips JU










Part of the European Chips Joint Undertaking framework.


OpenHW & Contact

info@openhwgroup.org
github.com/openhwgroup
@openhwgroup
openhwfoundation.org


This project has received funding from the Chips Joint Undertaking (Chips JU) under the European Union's Horizon Europe Research and Innovation Programme, and from the European Union, under Grant Agreements Nos. 101069547 (TRISTAN), 101112274 (ISOLDE).

Unified RISC-V IP Access Platform

Name	Category	License	Status	Description	Project
Compression and decompression of digital waveforms	Core	TBD	In progress	Custom instructions for CV32E40X core to improve the performance of real-time compression and decompression of digital waveforms	
CVA6	Core	Solderpad	In progress	A configurable family of RISC-V application/embedded cores targeting FPGA and ASIC technologies	
CVE2	Core	Solderpad	In progress	A single-issue 2-stage pipeline embedded class of RISC-V CPUs	
Extensions to the micro-architecture of CV32E40P core	Core	Solderpad	In progress		
Hypervisor	Core	Solderpad	Released	Hypervisor support for CVA6 complying with the RISC-V hypervisor extension specifications	
Riviera: RISC-V ISA Extensions for NFC Applications	Core	LA_OPT_NXP Software License	Design and Verification completed	CV-X-IF compliant RISC-V Co-processor for a NFC Receiver decoder custom DSP acceleration	
RVB / RVP Standard Extensions support for CV32E40P core	Core	Solderpad	In progress	Development of light-weight RISC-V Instruction Set Architecture (ISA) extensions to improve the energy efficiency of low-bit-width mixed-precision integer arithmetic	
RVV coprocessor for CVA6	Core	Solderpad	Released	RVV (vector) co-processor for CVA6 with support for low precision integer arithmetic (down to 8-bit vector data types) and multi-precision floating-point operations	
SCAIE-V custom instruction interface for CVA6	Core	Apache 2.0	In progress	SCAIE-V is a portable and scalable hardware interface for easily adding custom instructions to processors ranging from microcontrollers to application-level cores	



Unified RISC-V Access Platform infrastructure





FOUNDATION
OPENHW[™]
— PROVEN PROCESSOR IP —

OpenHW

Where we are heading from here


Call for action - Build Your Own Chip With Open Source IP


Lets innovate together at OpenHW – the place to build open source SoC's

- 1) Evaluate our Cores: <https://github.com/openhwgroup>
- 2) Join our Community, collaborate: <https://openhwfoundation.org/get-involved/>
- 3) Become a Member: <https://openhwfoundation.org/membership/become-a-member/>

A Vision for the Future

Toward an Autonomous, Trustable & Scalable RISC-V Stack





Chip Design Happens at OpenHW

The place to design open compute platforms

MCUs, SoCs, AI accelerators, chiplets, and future architectures are developed collaboratively at OpenHW.

The collaboration hub for open silicon

Industry, Academia, and the Developer Community work together on shared CPU innovation.

The path from open IP to real silicon

OpenHW designs power research platforms, silicon tapeouts, and commercial products.



FOUNDATION
OPENHW[™]
— PROVEN PROCESSOR IP —

Thank you

Florian 'Flo' Wohlrab

florian.wohlab@eclipse-foundation.org