Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open-Source Silicon

Enrico Zelioli[1], Philippe Sauter[1], Thomas Benz[1], Hannah Pochert[1],Luisa Wüthrich[1], Beat Muheim[1], Frank K. Gürkaynak[1], Luca Benini[1,2]

[1] ETH Zurich, [2] University of Bologna

pulp-platform
pulp-platform.org
ezelioli@iis.ee.ethz.ch

Student designs using open-source EDA tools



Student chips back from fab

140+ students and 60 tape-out ready designs using open-source EDA & PDK in 2 years

Croc SoC platform



Educational and research 32-bit RISC-V microcontroller, targeting IHP's 130nm open PDK

Tape-out projects:

- Students enhance base Croc design
- 25% extra area than base design
- Best designs taped out each year

Possible design improvements:

- RISC-V core extensions
- Additional peripheral units
- Domain-specific accelerator

Year	2025	2026
Submitted design	33	37
Tape-out ready	19	31
Taped out	**5**	**8**
Design improvement		
• DSA accelerator	15	14
• Crypto accelerator	4	6
• Core extension	7	3
• Peripheral extension	8	14





MLEM (first sample) tested in silicon, 100+ MHz peak frequency

VLSI Lecture at ETH Zurich

- **End-to-end open-source** EDA flow
- Hands-on chip design education through **tape-out projects**
- **5+ selected designs taped out** each year (depending on fundings*)
- **Development boards** for taped out chips

Lecture webpage

*Tape-outs thanks to generous support from IHP through the BMBF project FMD-QNC (16ME0831)



- **Fully open-source** and **reproducible** teaching framework
- **13 practical exercises** based on the Croc SoC for hands-on experience
- End-of-semester **project work** to design and implement a **customized Croc SoC**



Croc SoC Github page

ASIC chip gallery

Open tools, PDKs, and an extensible SoC platform make chip-design education more **accessible**, **scalable**, and **industry-relevant**

Realized thanks to the collaboration of: PULP, IHP, JKU Johannes Kepler Universität Linz, ODE 4 EC, SwissChips, Alma Mater Studiorum Università di Bologna

Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open-Source Silicon

Enrico Zelioli[1], Philippe Sauter[1], Thomas Benz[1], Hannah Pochert[1],Luisa Wüthrich[1], Beat Muheim[1], Frank K. Gürkaynak[1], Luca Benini[1,2]

[1] ETH Zurich, [2] University of Bologna

pulp-platform
pulp-platform.org
ezelioli@iis.ee.ethz.ch

Student designs using open-source EDA tools



Student chips back from fab

140+ students and 60 tape-out ready designs using open-source EDA & PDK in 2 years

Croc SoC platform



Educational and research 32-bit RISC-V microcontroller, targeting IHP's 130nm open PDK

Tape-out projects:

- Students enhance base Croc design
- 25% extra area than base design
- Best designs taped out each year

Possible design improvements:

- RISC-V core extensions
- Additional peripheral units
- Domain-specific accelerator

Year	2025	2026
Submitted design	33	37
Tape-out ready	19	31
Taped out	**5**	**8**
Design improvement		
• DSA accelerator	15	14
• Crypto accelerator	4	6
• Core extension	7	3
• Peripheral extension	8	14





MLEM (first sample) tested in silicon, 100+ MHz peak frequency

VLSI Lecture at ETH Zurich

- **End-to-end open-source** EDA flow
- Hands-on chip design education through **tape-out projects**
- **5+ selected designs taped out** each year (depending on fundings*)
- **Development boards** for taped out chips

Lecture webpage

*Tape-outs thanks to generous support from IHP through the BMBF project FMD-QNC (16ME0831)



- **Fully open-source** and **reproducible** teaching framework
- **13 practical exercises** based on the Croc SoC for hands-on experience
- End-of-semester **project work** to design and implement a **customized Croc SoC**



Croc SoC Github page

ASIC chip gallery

Open tools, PDKs, and an extensible SoC platform make chip-design education more **accessible**, **scalable**, and **industry-relevant**

Realized thanks to the collaboration of: PULP, ihp, JKU Johannes Kepler Universität Linz, ODE 4 EC, SwissChips, Alma Mater Studiorum Università di Bologna

Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open-Source Silicon

Enrico Zelioli[1], Philippe Sauter[1], Thomas Benz[1], Hannah Pochert[1],Luisa Wüthrich[1], Beat Muheim[1], Frank K. Gürkaynak[1], Luca Benini[1,2]

[1] ETH Zurich, [2] University of Bologna

pulp-platform
pulp-platform.org
ezelioli@iis.ee.ethz.ch

Student designs using open-source EDA tools



Student chips back from fab

140+ students and 60 tape-out ready designs using open-source EDA & PDK in 2 years

Croc SoC platform



Educational and research 32-bit RISC-V microcontroller, targeting IHP's 130nm open PDK

Tape-out projects:

- Students enhance base Croc design
- 25% extra area than base design
- Best designs taped out each year

Possible design improvements:

- RISC-V core extensions
- Additional peripheral units
- Domain-specific accelerator

Year	2025	2026
Submitted design	33	37
Tape-out ready	19	31
Taped out	**5**	**8**
Design improvement		
• DSA accelerator	15	14
• Crypto accelerator	4	6
• Core extension	7	3
• Peripheral extension	8	14





MLEM (first sample) tested in silicon, 100+ MHz peak frequency

VLSI Lecture at ETH Zurich

- **End-to-end open-source** EDA flow
- Hands-on chip design education through **tape-out projects**
- **5+ selected designs taped out** each year (depending on fundings*)
- **Development boards** for taped out chips

Lecture webpage

*Tape-outs thanks to generous support from IHP through the BMBF project FMD-QNC (16ME0831)



- **Fully open-source** and **reproducible** teaching framework
- **13 practical exercises** based on the Croc SoC for hands-on experience
- End-of-semester **project work** to design and implement a **customized Croc SoC**



Croc SoC Github page

ASIC chip gallery

Open tools, PDKs, and an extensible SoC platform make chip-design education more **accessible**, **scalable**, and **industry-relevant**

Realized thanks to the collaboration of: PULP, ihp, JKU Johannes Kepler Universität Linz, ODE 4 EC, SwissChips, Alma Mater Studiorum Università di Bologna

Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open-Source Silicon

Enrico Zelioli[1], Philippe Sauter[1], Thomas Benz[1], Hannah Pochert[1],Luisa Wüthrich[1], Beat Muheim[1], Frank K. Gürkaynak[1], Luca Benini[1,2]

[1] ETH Zurich, [2] University of Bologna

pulp-platform
pulp-platform.org
ezelioli@iis.ee.ethz.ch

Student designs using open-source EDA tools



Student chips back from fab

140+ students and 60 tape-out ready designs using open-source EDA & PDK in 2 years

Croc SoC platform



Educational and research 32-bit RISC-V microcontroller, targeting IHP's 130nm open PDK

Tape-out projects:

- Students enhance base Croc design
- 25% extra area than base design
- Best designs taped out each year

Possible design improvements:

- RISC-V core extensions
- Additional peripheral units
- Domain-specific accelerator

Year	2025	2026
Submitted design	33	37
Tape-out ready	19	31
Taped out	**5**	**8**
Design improvement		
• DSA accelerator	15	14
• Crypto accelerator	4	6
• Core extension	7	3
• Peripheral extension	8	14





MLEM (first sample) tested in silicon, 100+ MHz peak frequency

VLSI Lecture at ETH Zurich

- **End-to-end open-source** EDA flow
- Hands-on chip design education through **tape-out projects**
- **5+ selected designs taped out** each year (depending on fundings*)
- **Development boards** for taped out chips

*Tape-outs thanks to generous support from IHP through the BMBF project FMD-QNC (16ME0831)

Lecture webpage



- **Fully open-source** and **reproducible** teaching framework
- **13 practical exercises** based on the Croc SoC for hands-on experience
- End-of-semester **project work** to design and implement a **customized Croc SoC**



Croc SoC Github page

ASIC chip gallery

Open tools, PDKs, and an extensible SoC platform make chip-design education more **accessible**, **scalable**, and **industry-relevant**



Realized thanks to the collaboration of: PULP, ihp, JKU Johannes Kepler Universität Linz, ODE 4 EC, SwissChips, Alma Mater Studiorum Università di Bologna

Organisationseinheit
verbal
optional auf 2 Zeilen

Partner/Sponsor: