

The 42nd IEEE International Conference on Computer Design (ICCD 2024) Milan, November 18-20, 2024

Extending RISC-V for Efficient Overflow Recovery in Mixed-Precision Computations

Luca Bertaccini^{*}, Siyuan Shen[†], Torsten Hoefler[†], Luca Benini^{*†}

*IIS, ETH Zurich, Switzerland,
*SPCL, ETH Zurich, Switzerland
*DEI, University of Bologna, Italy

PULP Platform

Open Source Hardware, the way it should be!



@pulp_platform pulp-platform.org youtube.com/pulp_platform

Low-Precision Floating-Point Formats



Representable Maximum Format values Value 4.29×10^{9} $\approx 3.40 \times 10^{38}$ **FP32** $\approx 3.40 \times 10^{38}$ bfloat16 65536 **FP16** 65536 ≈ 65504 ≈ 49152 FP8 256 FP8alt 256 ≈ 224

- Low-precision formats:
 - Higher performance and energy efficiency
 - Lower memory footprint
 - Lower data movement energy

ALMA MATER STUDIORUN

Lower-accuracy results

ETH zürich



- Mixed-precision operations:
 - Low-precision inputs + higher-precision accumulator
 - Low-precision benefits + retaining accuracy





Low and Mixed-Precision is Trending

- Machine Learning
 - Many AI architectures support low and mixed-precision 10⁸



A. Reuther et al., "Lincoln AI Computing Survey (LAICS) Update", IEEE HPEC, 2023









The 42nd IEEE International Conference on Computer Design (ICCD 2024) – 19.11.2024





Machine Learning

Low and Mixed-Precision is Trending

• Many AI architectures support low and mixed-precision

- More and more algorithms beyond NN being ported to low and mixed-precision [1], [2]
 - Climate modelling and weather forecast [3]
 - Audio processing [4]
- Low-precision formats are more vulnerable to overflow, which can be a destructive event



A. Reuther et al., "Lincoln AI Computing Survey (LAICS) Update", IEEE HPEC, 2023

- [1] N. J. Higham and T. Mary, "Mixed precision algorithms in numerical linear algebra", Acta Numerica 2022
- [2] M. Croci "An overview of mixed-precision methods in scientific computing", 2022
- [3] E. A. Paxton *et al.*, "Climate modeling in low precision: Effects of both deterministic and stochastic rounding", Journal of Climate, 2022
- [4] G. Cardarilli *et al., "Tunable floating point for high quality audio systems: The sound of numbers",* IEEE ACSSC, 2023



1. Detecting overflow

- Upon overflow an exception is signalled through a status flag
- Usually trapped in high-end flexible cores but not in number-crunching systems (e.g., GPUs)
- Not all ISAs natively trap FP exceptions (e.g., RISC-V)







Detecting overflow 1.

- Upon overflow an exception is signalled through a status flag
- Usually trapped in high-end flexible cores but not in number-crunching systems (e.g., GPUs) •
- Not all ISAs natively trap FP exceptions (e.g., RISC-V)







- 2. System's reactions to overflow
 - Producing an INF or terminating the execution
 - Handling the exception (exponent wrapping, scaling, re-evaluating with extended range)

ETH ZÜRİCH



ALMA MATER STUDIORUM





Contributions



1. **RISC-V ISA Extension**

- We extend an open-source cluster of RISC-V cores¹ to:
 - Minimize the overhead for overflow detection
 - Optimize overflow recovery routines

2. Efficient Overflow Recovery Routine

- We implement an **online recovery scheme** based on a set of **checkpoints** and leveraging a **mixedprecision ISA**, and evaluate it at an increasing probability of overflow
- Our solution adds less than 1% area overhead at a core level and we show that it can be tuned to recover from a single overflow in a 128x128 matmul at only 3% performance penalty

¹https://github.com/pulp-platform/snitch_cluster

ALMA MATER STUDIORUI

ETH zürich



MiniFloat Snitch Cluster of RISC-V Cores¹

• 8 RISC-V cores coupled with 64-bit multiformat SIMD FPUs + 1 DMA core



¹https://github.com/pulp-platform/snitch_cluster







MiniFloat Snitch Cluster of RISC-V Cores¹

- 8 RISC-V cores coupled with 64-bit multiformat SIMD FPUs + 1 DMA core
- Enhanced with streaming ISA extensions + hardware-managed loops
- Up to more than 90% of FPU utilization (i.e., a new FPU instruction issued in 90% of the cycles)



¹https://github.com/pulp-platform/snitch_cluster







MiniFloat Snitch Cluster of RISC-V Cores¹

- 8 RISC-V cores coupled with 64-bit multiformat SIMD FPUs + 1 DMA core
- Enhanced with streaming ISA extensions + hardware-managed loops
- Up to more than 90% of FPU utilization (i.e., a new FPU instruction issued in 90% of the cycles)
- 32 banks of scratchpad memory



¹https://github.com/pulp-platform/snitch_cluster







MiniFloat Snitch Cluster of RISC-V Cores¹

- 8 RISC-V cores coupled with 64-bit multiformat SIMD FPUs + 1 DMA core
- Enhanced with streaming ISA extensions + hardware-managed loops
- Up to more than 90% of FPU utilization (i.e., a new FPU instruction issued in 90% of the cycles)
- 32 banks of scratchpad memory



¹https://github.com/pulp-platform/snitch_cluster





Baseline System's FPUs



Multi and Mixed-Precision CVFPU²

ALMA MATER STUDIORUM

ETH zürich

- Support for 8/16-bit FP dot-product instructions with accumulation in 16/32-bit FP
- Two 8-to-16b wDotp units + Two 16-to-32b wDotp units
- Four 8-to-16b wDotp operations or two 16-to-32b wDotp operations



Higher-Precision Accumulation in SoA Architectures

- FP8 with FP16 accumulation (FP16 max ≈ 65k, vulnerable to overflow)
 - Snitch
 - IBM AI Chip (S. K. Lee et al., "A 7-nm four-core mixed-precision AI chip with 26.2-TFLOPS hybrid-FP8 training, 104.9-TOPS INT4 inference, and workload-aware throttling", IEEE JSSC 2021)
 - NVIDIA H100
- FP8 with FP32 accumulation (higher cost)
 - Tesla Dojo
 - Intel Gaudi 3
 - Previous SoA studies → Higher cost for FP32 accumulation (M. van Baalen *et al., "FP8 versus INT8 for efficient deep learning inference",* 2023)
- FP8 with FP16 + FP32 accumulation
 - NVIDIA ADA using H100 supports both FP16 and FP32 accumulation
 - Half the performance when accumulating in FP32

ETH ZÜRİCH



Higher-Precision Accumulation in SoA Architectures

P U P

- FP8 with FP16 accumulation (FP16 max \approx 65k, vulnerable to overflow)
 - Snitch
 - IBM AI Chip (S. K. Lee et al., "A 7-nm four-core mixed-precision AI and workload-aware throttling", IEEE JSSC 2021)
 - NVIDIA H100
- FP8 with FP32 accumulation (higher cost)
 - Tesla Dojo

zurich

- Intel Gaudi 3
- Previous SoA studies → Higher cost for FP32 accumulation (M. van Baalen *et al., "FP8 versus INT8 for efficient deep learning inference*", 2023)
- FP8 with FP16 + FP32 accumulation

ALMA MATER STUDIORUI

- NVIDIA ADA using H100 supports both FP16 and FP32 accumulation
- Half the performance when accumulating in FP32

- We apply a similar approach to
 - support 8-to-32b wDotp on Snitch ^e
- Reusing the modules already available (16-to-32b wDotp units)



Overflow-Conditioned Branches for Low-Cost Detection



BASELINE ISA



- Poll FCSR
- Mask overflow flag
- Check overflow flag
 - if 1 jump to recovery routine
- Update loop counter
- Exit loop check



Overflow-Conditioned Branches for Low-Cost Detection



BASELINE ISA

ETH zürich

ALMA MATER STUDIORUN

EXTENDED ISA



- Overflow-conditioned branch instructions (**bneov**) to move the overflow check outside the loop
- Exiting the loop either if the loop completed its iterations or an overflow has been raised
- Outside the loop ightarrow overflow check to detect whether the loop has been exited because of overflow





- Online recovery on baseline ISA requires converting the inputs (8b->16b) to higher-precision and then compute with a higher-precision accumulation (16-to-32-b widening dot product)
- ISA extension adding two 8-to-32-bit widening dot-products to limit the overhead

ETH zürich

ALMA MATER STUDIORU



Mixed Precision Widening Operations



- 8-to-32-bit wDotp
- 8 FLOP/cycle/FPU
- Computed on the two 16-to-32 wDotp units

ETH zürich (1990) ALMA MATER STUDIORUM

SIMD wDotp_{8-to-16}: $acc_{16} += a_8 \times b_8 + c_8 \times d_8$ FP8 FP8 FP8 FP8 FP8 FP8 FP8 FP8 ft0 FP8 FP8 FP8 FP8 FP8 FP8 FP8 FP8 ft1 **FP16** FP16 FP16 fa0 FP16 64 bits

- 8-to-16-bit wDotp
- 16 FLOP/cycle/FPU



Mixed Precision Widening Operations



- 8-to-32-bit wDotp
- 8 FLOP/cycle/FPU
- Computed on the two 16-to-32 wDotp units

ALMA MATER STUDIORUM

ETH zürich (

SIMD wDotp.l_{8-to-32}: $acc_{32} += a_8 \times b_8 + c_8 \times d_8$ FP8 FP8 FP8 FP8 FP8 FP8 FP8 FP8 ft0 FP8 FP8 FP8 FP8 FP8 FP8 FP8 FP8 ft1 **FP32** fa0 **FP32** 64 bits

• Two instructions to process the upper and lower parts of the inputs





Overflow Recovery Routine

- Based on a set of **checkpoints**
- Overflow recovery routine:
 - Rolls back

ETH zürich

- **Re-evaluate** at **higher precision** the portion between two checkpoints
 - 8-to-32b wDotp
 - Half the performance during the re-evaluation
- Resume normal operation

ALMA MATER STUDIORUN



Results

Implemented the extended MiniFloat Snitch • cluster with Synopsys Fusion Compiler in a 12nm technology

Fragile baseline

- Less than 1% of area overhead to Snitch core
- On a 128x128 matmul, tuned the checkpoints to achieve:
 - 2% performance penalty in the absence of overflow (overflow detection overhead)
 - 3% performance penalty to detect and recover one overflowing portion of code
- Computing the whole kernel with higher • precision accumulation would be 1.7x slower

Baseline 8-to-16b Overhead Baseline 8-to-32b 80k Execution Time [cycles 70k Overhead 60k 2% 3% 50 40k 30k 20k 10k Protect of 10t , Or , Ór 60×

128x128 Matmul + Overflow (OF) Recovery





ETH zürich ALMA MATER STUDIORU



Conclusions

- Extended a cluster of streaming RISC-V cores supporting low and mixed-precision operations for efficient overflow recovery at less than 1% area overhead at a RISC-V core level
- Devised an overflow recovery routine
- Showed that the checkpoints can be tuned to pay 3% of performance for recovery one overflow which would otherwise be destructive
- 1.7x faster than computing always at higher precision



Thank you!





youtube.com/pulp_platform

