

#### 50+ ASICs in 10 years: a visual history Integrated Systems Laboratory (ETH Zürich)

Frank K. Gürkaynak kgf@iis.ee.ethz.ch

**PULP Platform** Open Source Hardware, the way it should be!



©pulp\_platfor pulp-platform.of ∰ youtube.com/ ►

pulp\_platform

#### We have used PULP to design and test 50+ ASICs

- Our experience in ASIC design has been instrumental in our success
  - We learned from this experience (more than we realize)
  - Helped collaborations, especially with Industry

ETH zürich

• PULP based solutions ended up in actual products



Check out our chip gallery: <u>http://asic.ethz.ch/</u>



![](_page_1_Picture_8.jpeg)

### For a research group, this level of output is unprecedented

![](_page_2_Figure_1.jpeg)

![](_page_2_Picture_2.jpeg)

 $\square \square \square$ 

3

### Most of these ASICs resulted in major publications

![](_page_3_Figure_1.jpeg)

Watch this space, more publications from recent ASICs to come

zars: a visual history

PULP

#### These are not toy ASICs: (64b / 32b core count)

![](_page_4_Picture_1.jpeg)

![](_page_4_Picture_2.jpeg)

Frank K. Gürkaynak - 50+ ASICs in 10 years: a visual history

5

# Life cycle of an IC Design project

![](_page_5_Figure_1.jpeg)

**Designs always look better on paper** 

![](_page_5_Picture_4.jpeg)

6

![](_page_6_Picture_0.jpeg)

# When you figure it out

# And when things go right

EM

Vatel

dam. Sala

# Today the PULP team has grown to more than 70 people

![](_page_9_Picture_1.jpeg)

- Nearly half of the team has had experience with at least 1 tape-out
- And some of the rest has just started []

![](_page_9_Picture_4.jpeg)

If your picture is missing, you did not send it to me

![](_page_9_Picture_6.jpeg)

## We started almost excatly 10 years ago (April 2013)

- Investigating new computing architectures
  - Efficient over a wide range from IoT applications to HPC systems
- Key points
  - Parallel processing
  - Near threshold computing
  - Efficient switching between operating modes
  - Making best use of technology
  - Heterogeneous acceleration
- Parallel Ultra Low-Power (PULP) platform was born

![](_page_10_Picture_10.jpeg)

![](_page_10_Picture_11.jpeg)

![](_page_10_Picture_12.jpeg)

# Right out of the gate – our first ASIC was PULPv1 in 28nm

- Our first complete PULP chip -2013
  - 4x OpenRISC cores
  - STM 28FDSOI technology (RBB)
  - Explores body-biasing
- Collaboration with STM (France)
  - They needed a complete system demo (more than ring oscillators)
  - Demo for technology capabilities

ALMA MATER STUDIORUA

- Meant for an IC tester
  - Almost no I/Os

**ETH** zürich

![](_page_11_Figure_10.jpeg)

Davide Rossi, Antonio Pullini, Igor Loi, Michael Gautschi, Frank K. Gurkaynak, Andrea Bartolini, Philippe Flatresse, Luca Benini, "A 60 GOPS/W, -1.8 V to 0.9 V body bias ULP cluster in 28 nm UTBB FD-SOI technology", Journal of Solid-State Electronics, Volume 117, March 2016, Pages 170-184, DOI: 10.1016/j.sse.2015.11.015

![](_page_11_Picture_12.jpeg)

# This graph that we use, is from measurements of PULPv1

- As VDD decreases, operating speed decreases as well.
- However efficiency increases more work done per Joule
  - Until leakage effects start to dominate
- Put more units in parallel to get performance up and keep them busy with a parallel workload

![](_page_12_Figure_5.jpeg)

#### N cores running at lower VDD is more energy efficient

![](_page_12_Picture_8.jpeg)

#### First steps to open source, how to start?

![](_page_13_Picture_1.jpeg)

- At this time nothing was released
  - We were 100% sure it would become open source
  - But we had no idea how
    - What can we open source, and what not
    - We work for ETH Zurich, we have to ask their permission
  - We also did not have much idea about licensing
- We need support of industry
  - This project was supported by ST Microelectronics
    - They would not support a project where they can not use our work 'freely'
  - Permissive licenses are the only way
    - Even though purists consider it not 'free' enough

![](_page_13_Picture_14.jpeg)

14

#### Fulmine: the award winning one

![](_page_14_Picture_1.jpeg)

ALMA MATER STUDIO

**ETH** zürich

- UMC65
- Earlier chip (2015)
  - 4x OpenRISC cores (not yet RISC-V)
  - 192 kBytes L2 + 64 kBytes TCDM
  - 2x HW accelerators
    - HW Crypt (together with TU-Graz)
    - HW Convolution Engine
- Publication from this chip

Francesco Conti, Robert Schilling, Davide Schiavone, Antonio Pullini, Davide Rossi, Frank K. Gurkaynak, Michael Muehlberghuber, Michael Gautschi, Igor Loi, Germain Haougou, Stefan Mangard, Luca Benini, "An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol: 64, Issue: 9, Sept. 2017,pp 2481 - 2494, DOI: 10.1109/TCSI.2017.2698019

![](_page_14_Picture_12.jpeg)

### We have a base to work on and expand

![](_page_15_Figure_1.jpeg)

**ETH** zürich

ALMA MATER STUDIORUM

- Much more than a core
  - Peripherals (SPI, UART, I2C, I2S)
  - DMA, Busses, event unit
- First chip with accelerators
  - zero-copy connection to the memory
  - Allows independent systems (HWCrypt/HWCE) to be added easily.

#### • Still not openly released

• Using our OpenRISC core (3rd gen)

![](_page_15_Picture_10.jpeg)

![](_page_15_Picture_11.jpeg)

# Mr. Wolf (TSMC 40) 2017: 8+1 core IoT Processor

- One cluster with
  - 8 RISC-V cores
  - 2x shared FPU units
  - 64 kByte of TCDM
- One controller with
  - 512 kByte L2 RAM
  - Peripherals
- On chip voltage regulators
  - By Dolphin Integration

Antonio Pullini, Davide Rossi, Igor Loi, Alfio Di Mauro, Luca Benini, "Mr.Wolf: A 1 GFLOP/s Energy-Proportional Parallel Ultra Low Power SoC for IoT Edge Processing", In Proc. European Solid State Circuits Conference (ESSCIRC) 2018, 3-6 Sep 2018, Dresden, DOI: 10.1109/ESSCIRC.2018.8494247

![](_page_16_Picture_11.jpeg)

![](_page_16_Picture_12.jpeg)

![](_page_16_Picture_14.jpeg)

What a difference two years make (Fulmine to Mr. Wolf)

![](_page_17_Picture_1.jpeg)

- With Mr. Wolf, most of what we have is open sourced
  - This is a **complex IoT processor**, not like the much simpler PULPino
  - 8 + 1 cores, FPUs, shared accelerators, multiple power down modes.
- The cores are now RISC-V

ETHZURICH ALMA MATER STUDIO

- Supports RV32IMCF and custom extensions (xPULP)
- Interesting collaboration with Dolphin Integration (SOITEC)
  - They have their IP demonstrated on an complex design, they can freely share
  - We get to use industrial IP in our chip
- Still many parts can still not be open source
  - FLL, analog macros, I/O cells, memory cuts (affects performance), P&R scripts

![](_page_17_Picture_12.jpeg)

# Mr. Wolf has been used in multiple systems

- Designed as an application processor
  - We still build boards with it
  - Despite only 200 manufactured
- Widespread industrial use:
  - Dolphin IP was validated on this chip
  - Greenwaves GAP8 is based on the open source release OpenPULP
  - BitCraze AI Deck is related
- Phenomenally successful

ETH zürich

• University chips are not meant to work this well

![](_page_18_Picture_10.jpeg)

![](_page_18_Picture_11.jpeg)

# IcySoC chips (Manny, Sid, Diego), made in Switzerland

![](_page_19_Picture_1.jpeg)

- ALP 180 nm technology from EM-Marin, near Neuchatel
  - Part of the IcySoC Nano-Tera project
  - Partners EM-Marin, CSEM, EPFL

ALMA MATER STUDIO

**ETH** zürich

- Each chip uses a different library combination (regular, lowVT, superlowVT
- Each chip is 7.20mm x 8.16mm (58 mm<sup>2</sup>) for comparison Occamy is only 25% larger (73 mm<sup>2</sup>)

![](_page_19_Picture_7.jpeg)

# The ICYSoC Wafer

![](_page_20_Picture_1.jpeg)

# Not all of our ASICs are pure PULP designs – Origami 2014

- Quite a few standalone chips designed
  - Accelerators, either meant as a co-processor
  - Or contain just the computation engine
- Origami is one of our most cited ASICs
  - UMC 65nm
  - CNN accelerator running at 700 MHz
  - Designed as part of a semester thesis
- Fun fact:
  - One of the hardest logos to get it right
  - It does not look that way

ETHZURICH ALMA MATER STUDIOS

L. Cavigelli and L. Benini, "Origami: A 803-GOp/s/W Convolutional Network Accelerator," in IEEE Transactions on Circuits and Systems for Video Technology, vol. 27, no. 11, pp. 2461-2475, Nov. 2017, doi: 10.1109/TCSVT.2016.2592330.

![](_page_21_Picture_12.jpeg)

![](_page_21_Picture_14.jpeg)

### The story of Ariane

- All started in 2017 with Florian Zaruba
  - He was looking for a topic for his M.Sc. Thesis
- At the time..

**ETH** zürich

- We already had designed several 32bit RISC-V cores
- And Luca had famously said: "We will never build a 64bit core"
- Only 6 months later
  - His thesis was complete
  - PULP had a brand new 64-bit Linux capable core
  - And a new chapter started

ALMA MATER STUDIO Università di Bolo

![](_page_22_Picture_10.jpeg)

Fabian Schuiki, fschuiki@iis.ee.ethz.ch Prof. Dr. Luca Benini, Ibenini@iis.ee.ethz.ch

![](_page_22_Picture_11.jpeg)

PUP

23

### Poseidon was the first Ariane chip

![](_page_23_Picture_1.jpeg)

![](_page_23_Picture_2.jpeg)

- Used Europractice IC service
- Cost 150k CHF for 50 samples

#### • Has three parts (trident..)

- PULPissimo system
- Ariane core
- Independent ML accelerator
- 30 of 50 chips were packaged
  - We provide a bonding diagram
  - Mostly simple manual work

![](_page_23_Picture_12.jpeg)

![](_page_23_Picture_14.jpeg)

![](_page_23_Picture_15.jpeg)

#### And we nearly had some serious issues

![](_page_24_Picture_1.jpeg)

**ETH** zürich

- Look closer on the right side
  - There is a pad that is not bonded
- We skipped one pad
  - All connections are shifted by one
- VDD and GND are one after other
  - Bonding causes shorts between VDD and GND
  - Pretty much catastrophic
- Fortunately: unpackaged dies
  - There were 20 unpackaged dies
  - We could bond those correctly
- Very trivial errors, can be very costly
  - We learn from every mistake

![](_page_24_Picture_14.jpeg)

#### VivoSoC chips – Analog and Digital

- Actually 4+ VivoSoCs since 2015
- SMIC 130/110 technology
  - Many Analog IPs
    - ExG interfaces, A/D converters
    - Pulse Oximetry
    - Neuro stimulators
- PULP cluster for post processing
  - 4x RISC-V cores
  - Digital interfaces
  - DMA transfer from analog block to digital

Philipp Schoenle, Florian Glaser, Thomas Burger, Giovanni Rovere, Luca Benini, Qiuting Huang, "A Multi-Sensor and Parallel Processing SoC for Miniaturized Medical Instrumentation", IEEE Journal of Solid-State Circuits PP issue:99, pp 1-12, DOI: 10.1109/JSSC.2018.2815653

![](_page_25_Picture_12.jpeg)

![](_page_25_Picture_13.jpeg)

![](_page_25_Picture_14.jpeg)

# PULP allows us to co-operate with everyone

![](_page_26_Picture_1.jpeg)

Collaboration between Prof. Benini and Prof. Huang

ETH zürich

• Permissive licensing allows collaboration even if the result is not open source

![](_page_26_Picture_4.jpeg)

#### Frank K. Gürkaynak - 50+ ASICs in 10 years: a visual history 28

#### Not everything goes right: reset problem of Urania

**TECHNISCHE UNIVERSITÄT** 

- 2 PULP clusters, each with
  - 4x RV32 RI5CY cores
  - 4x transprecision FPUs
  - 1x PULPO accelerator
  - 64 kB TCDM in 8 banks
- Ariane RV64 host processor
  - 128 KiB Shared LLC

**ETH** zürich

- software-managed IOMMU
- DDR3 DRAM Controller + PHY by TU-Kaiserslautern

![](_page_27_Picture_11.jpeg)

![](_page_27_Picture_12.jpeg)

![](_page_27_Picture_13.jpeg)

### The reset can not be released for clusters

![](_page_28_Figure_1.jpeg)

#### • Chip has many modules

- 1x Ariane core
- 1x DDR interface
- 2x Clusters
- Reset to clusters is stuck 0
  - Design flow mistake
  - Some other control signals are stuck as well affecting Ariane performance
- DDR interface is functional
  - Not everything is lost

![](_page_28_Picture_11.jpeg)

![](_page_28_Picture_12.jpeg)

![](_page_28_Picture_13.jpeg)

## IC Design is tricky and demands attention

- Even the simplest things can derail a complex chip
  - A copy paste error in a bonding diagram, a mistake in reset
- Academic research chips are not industrial products
  - Designed to test and verify ideas, not mass production
  - Much more effort needed in DfT and verification to make a successful product
- Experience is key in IC Design
  - All the mistakes we make, add to our future success
  - Some lessons you learn the hard way
  - But these stay with you and help you for your future designs

![](_page_29_Picture_10.jpeg)

![](_page_29_Picture_11.jpeg)

![](_page_29_Picture_12.jpeg)

#### **Industrial Collaborations**

![](_page_30_Picture_1.jpeg)

YEARS OF

![](_page_30_Picture_2.jpeg)

#### Currently working with Meta, Intel, GF, IHP, PragmatIC, IIT

![](_page_30_Picture_4.jpeg)

### So proud to have supported others in their research

![](_page_31_Picture_1.jpeg)

![](_page_31_Figure_2.jpeg)

ETH zürich

![](_page_31_Picture_4.jpeg)

#### Coming soon from the PULP team

ETH zürich

ALMA MATER STUDIORUN

![](_page_32_Figure_1.jpeg)

![](_page_32_Picture_2.jpeg)

YEARS OF

#### 55 PULP chips manufactured until now – more on the way 2015 2016 2017 2014 2018 2019 2020 2013 2021 2022 (5) (3) (2)(6) (7)(3)(3)(10)(7)(7)Fulmine Mr. Wolf Diana Baikonur Kraken PULPv1 VivoSoC 2.001 Dustin Occamv Poseidon STM 28FDSOI **UMC 65 SMIC 130** TSMC 40 GF 22FDX TSMC 65 GF 22FDX GF 12LPP **UMC 65** GF 22FDX Multi-core 4-core system 4-core system Mixed signal 8+1 core IoT Dual 64bit RISC-V IoT processor IoT processor ML accelerator 64bit RISC-V core. 3x 8core with Spiking with 216 + 1 with ML and system for with 16 cores processor with processor core. 32bit biosignal snitch clusters, and QNN Neural and cores and HBM approximate Crypto Microcontroller FPUs accelerators acquisiton Body biasing test enhancements Ternary Inference interface system, ML vehicle Engines rator

#### Check http://asic.ethz.ch for all our chips

YEARS OF

![](_page_34_Picture_0.jpeg)

#### @pulp\_platform