50+ ASICs in 10 years: a visual history
Integrated Systems Laboratory (ETH Zürich)

Frank K. Gürkaynak  kgf@iis.ee.ethz.ch

PULP Platform
Open Source Hardware, the way it should be!
We have used PULP to design and test 50+ ASICs

- Our experience in ASIC design has been instrumental in our success
  - We learned from this experience (more than we realize)
  - Helped collaborations, especially with Industry
  - PULP based solutions ended up in actual products

- Check out our chip gallery: http://asic.ethz.ch/
For a research group, this level of output is unprecedented.
Most of these ASICs resulted in major publications

Watch this space, more publications from recent ASICs to come
These are not toy ASICs: (64b / 32b core count)
Life cycle of an IC Design project

- Idea
- Netlist
- Tapeout
- Chip back
- Concept
- RTL
- Technology Mapping
- Backend
- Manufacturing
- Test and Bringup

Designs always look better on paper
The tester room
When you figure it out
And when things go right
Today the PULP team has grown to more than 70 people

• Nearly half of the team has had experience with at least 1 tape-out
• And some of the rest has just started ▶

... and Bianca the Bear
We started almost exactly 10 years ago (April 2013)

• Investigating new computing architectures
  • Efficient over a wide range from IoT applications to HPC systems

• Key points
  • Parallel processing
  • Near threshold computing
  • Efficient switching between operating modes
  • Making best use of technology
  • Heterogeneous acceleration

• Parallel Ultra Low-Power (PULP) platform was born
Right out of the gate – our first ASIC was PULPv1 in 28nm

- **Our first complete PULP chip -2013**
  - 4x OpenRISC cores
  - STM 28FDSoI technology (RBB)
  - Explores body-biasing

- **Collaboration with STM (France)**
  - They needed a complete system demo (more than ring oscillators)
  - Demo for technology capabilities

- **Meant for an IC tester**
  - Almost no I/Os
This graph that we use, is from measurements of PULPv1

- As VDD decreases, operating speed decreases as well.
- However efficiency increases — more work done per Joule
  - Until leakage effects start to dominate
- Put more units in parallel to get performance up and keep them busy with a parallel workload

N cores running at lower VDD is more energy efficient

[Rossi et al. IEEE Micro 2017]
First steps to open source, how to start?

- **At this time nothing was released**
  - We were 100% sure it would become open source
  - But we had no idea how
    - What can we open source, and what not
    - We work for ETH Zurich, we have to ask their permission
  - We also did not have much idea about licensing

- **We need support of industry**
  - This project was supported by ST Microelectronics
    - They would not support a project where they can not use our work ‘freely’
  - Permissive licenses are the only way
    - Even though purists consider it not ‘free’ enough
Fulmine: the award winning one

- UMC65
- Earlier chip (2015)
  - 4x OpenRISC cores (not yet RISC-V)
  - 192 kBytes L2 + 64 kBytes TCDM
  - 2x HW accelerators
    - HW – Crypt (together with TU-Graz)
    - HW – Convolution Engine
- Publication from this chip

We have a base to work on and expand

- Much more than a core
  - Peripherals (SPI, UART, I2C, I2S)
  - DMA, Busses, event unit

- First chip with accelerators
  - zero-copy connection to the memory
  - Allows independent systems (HWCrypt/HWCE) to be added easily.

- Still not openly released
  - Using our OpenRISC core (3rd gen)
Mr. Wolf (TSMC 40) 2017: 8+1 core IoT Processor

- **One cluster with**
  - 8 RISC-V cores
  - 2x shared FPU units
  - 64 kByte of TCDM

- **One controller with**
  - 512 kByte L2 RAM
  - Peripherals

- **On chip voltage regulators**
  - By Dolphin Integration

What a difference two years make (Fulmine to Mr. Wolf)

- **With Mr. Wolf, most of what we have is open sourced**
  - This is a *complex IoT processor*, not like the much simpler PULPino
  - 8 + 1 cores, FPUs, shared accelerators, multiple power down modes.

- **The cores are now RISC-V**
  - Supports RV32IMCF and custom extensions (xPULP)

- **Interesting collaboration with Dolphin Integration (SOITEC)**
  - They have their IP demonstrated on an complex design, they can freely share
  - We get to use industrial IP in our chip

- **Still many parts can still not be open source**
  - FLL, analog macros, I/O cells, memory cuts (affects performance), P&R scripts
Mr. Wolf has been used in multiple systems

- **Designed as an application processor**
  - We still build boards with it
  - Despite only 200 manufactured

- **Widespread industrial use:**
  - Dolphin IP was validated on this chip
  - Greenwaves GAP8 is based on the open source release OpenPULP
  - BitCraze AI Deck is related

- **Phenomenally successful**
  - University chips are not meant to work this well
IcySoC chips (Manny, Sid, Diego), made in Switzerland

- ALP 180 nm technology from EM-Marin, near Neuchatel
  - Part of the IcySoC Nano-Tera project
  - Partners EM-Marin, CSEM, EPFL
  - Each chip uses a different library combination (regular, lowVT, superlowVT)
  - Each chip is 7.20mm x 8.16mm (58 mm$^2$) - for comparison Occamy is only 25% larger (73 mm$^2$)
Not all of our ASICs are pure PULP designs – Origami 2014

• Quite a few standalone chips designed
  • Accelerators, either meant as a co-processor
  • Or contain just the computation engine

• Origami is one of our most cited ASICs
  • UMC 65nm
  • CNN accelerator running at 700 MHz
  • Designed as part of a semester thesis

• Fun fact:
  • One of the hardest logos to get it right
  • It does not look that way

The story of Ariane

- All started in 2017 with Florian Zaruba
  - He was looking for a topic for his M.Sc. Thesis

- At the time..
  - We already had designed several 32bit RISC-V cores
  - And Luca had famously said: "We will never build a 64bit core"

- Only 6 months later
  - His thesis was complete
  - PULP had a brand new 64-bit Linux capable core
  - And a new chapter started
Poseidon was the first Ariane chip

- First GF22nm chip
  - Used Europractice IC service
  - Cost 150k CHF for 50 samples
- Has three parts (trident..)
  - PULPissimo system
  - Ariane core
  - Independent ML accelerator
- 30 of 50 chips were packaged
  - We provide a bonding diagram
  - Mostly simple manual work
And we nearly had some serious issues

- Look closer on the right side
  - There is a pad that is not bonded

- We skipped one pad
  - All connections are shifted by one

- VDD and GND are one after other
  - Bonding causes shorts between VDD and GND
  - Pretty much catastrophic

- Fortunately: unpackaged dies
  - There were 20 unpackaged dies
  - We could bond those correctly

- Very trivial errors, can be very costly
  - We learn from every mistake

We could measure chip correctly
VivoSoC chips – Analog and Digital

- Actually 4+ VivoSoCs since 2015
- SMIC 130/110 technology
  - Many Analog IPs
    - ExG interfaces, A/D converters
    - Pulse Oximetry
    - Neuro stimulators
- PULP cluster for post processing
  - 4x RISC-V cores
  - Digital interfaces
  - DMA transfer from analog block to digital


Frank K. Gürkaynak - 50+ ASICs in 10 years: a visual history
PULP allows us to co-operate with everyone

• Collaboration between Prof. Benini and Prof. Huang
  • Permissive licensing allows collaboration even if the result is not open source
Not everything goes right: reset problem of Urania

- 2 PULP clusters, each with
  - 4x RV32 RI5CY cores
  - 4x transprecision FPUs
  - 1x PULPO accelerator
  - 64 kB TCDM in 8 banks

- Ariane RV64 host processor
  - 128 KiB Shared LLC
  - software-managed IOMMU

- DDR3 DRAM Controller + PHY by TU-Kaiserslautern
The reset can not be released for clusters

- Chip has many modules
  - 1x Ariane core
  - 1x DDR interface
  - 2x Clusters
- Reset to clusters is stuck 0
  - Design flow mistake
  - Some other control signals are stuck as well affecting Ariane performance
- DDR interface is functional
  - Not everything is lost
IC Design is tricky and demands attention

• Even the simplest things can derail a complex chip
  • A copy paste error in a bonding diagram, a mistake in reset

• Academic research chips are not industrial products
  • Designed to test and verify ideas, not mass production
  • Much more effort needed in DfT and verification to make a successful product

• Experience is key in IC Design
  • All the mistakes we make, add to our future success
  • Some lessons you learn the hard way
  • But these stay with you and help you for your future designs

Frank K. Gürkaynak - 50+ ASICs in 10 years: a visual history
Industrial Collaborations

**PULPv1,2,3** (ST28 FD)
Demonstrators of 28nm FD-SOI capabilities

Various publications ‘15 – ‘18

**Arnold** (GF22)
IoT SoC combining eFPGA with RISC-V core

Schiavone et al TVLSI ‘19

**Vega** (GF22)
IoT Processor with ML acceleration

Rossi et al ISSCC ‘21
Rossi et al JSSC ‘22

**Marsellus** (GF22)
IoT Processor with low power modes and AI Accelerators

Conti et al ISSCC ‘23

Currently working with Meta, Intel, GF, IHP, PragmatIC, IIT
So proud to have supported others in their research.

Frank K. Gürkaynak - 50+ ASICs in 10 years: a visual history
Coming soon from the PULP team

**FlexIBEX**

*IoT processor with a twist a kHz range design*

**Iguana**

*Going all the way in open source*

**Carfield**

*Cars (and cats) can also use a bit of PULP*

**Occam**

*Bringing up 432 core chiplet in 12nm*
### 55 PULP chips manufactured until now – more on the way

<table>
<thead>
<tr>
<th>Year</th>
<th>Number</th>
<th>Chip Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2013</td>
<td>(3)</td>
<td>PULPv1 STM 28FDXO Multi-core processor</td>
</tr>
<tr>
<td>2014</td>
<td>(5)</td>
<td>Diana UMC 65 4-core system with approximate FPUs</td>
</tr>
<tr>
<td>2015</td>
<td>(10)</td>
<td>Fulmine UMC 65 4-core system with ML and Crypto accelerators</td>
</tr>
<tr>
<td>2016</td>
<td>(3)</td>
<td>VivoSoC 2.001 SMIC 130 8+1 core IoT processor</td>
</tr>
<tr>
<td>2017</td>
<td>(2)</td>
<td>Mr. Wolf TSMC 40 8+1 core IoT processor</td>
</tr>
<tr>
<td>2018</td>
<td>(6)</td>
<td>Poseidon GF 22FDX Dual 64bit RISC-V core, 32bit Microcontroller system, ML accelerator</td>
</tr>
<tr>
<td>2019</td>
<td>(7)</td>
<td>Baikonur GF 22FDX Dual 64bit RISC-V core, 3x 8core snitch clusters, Body biasing test vehicle</td>
</tr>
<tr>
<td>2020</td>
<td>(3)</td>
<td>Dustin TSMC 65 IoT processor with 16 cores and QNN enhancements</td>
</tr>
<tr>
<td>2021</td>
<td>(7)</td>
<td>Kraken GF 22FDX IoT processor with Spiking Neural and Ternary Inference Engines</td>
</tr>
<tr>
<td>2022</td>
<td>(7)</td>
<td>Occamy GF 12LPP ML accelerator with 216 + 1 cores and HBM interface</td>
</tr>
</tbody>
</table>

Check [http://asic.ethz.ch](http://asic.ethz.ch) for all our chips