

### Parallel Ultra-Low Power (PULP) Processing for Next-Generation Wearable EEG Monitoring

**Prof. Dr. Luca Benini** lbenini@iis.ee.ethz.ch

**PULP Platform** 

Open Source Hardware, the way it should be!



@pulp\_platform >> pulp-platform.org



youtube.com/pulp\_platform

#### Wearable devices

**ETH** zürich

ALMA MATER STUDIORUM







2

#### Consumer Wearable EEG devices



[1]

Ground vehicle control





Emotiv





EN SHALLOW WITH SARAHASINAL IN

Muse

[1] J. Zhuang, et al. "Ensemble Learning Based Brain-Computer Interface System for Ground Vehicle Control," in IEEE TSMC: Systems, 2021.





#### Requirements for a Successful Wearable Device





Safe

Ŷ

Privacy preserving



Comfortable, no stigma



Accurate



Long battery life



Real-time response





#### **Current solutions**









#### Next generation wearable devices







Reduced power consumption



Longer lifetime



Protection of user data



**Reduced latency** 





#### Challenges





Wearable MCU 100MHz, Mobile SoC 1GHz x 10 cores  $\rightarrow$  Want 100x more compute at same power... How?





7

#### Challenges





Wearable MCU 100MHz, Mobile SoC 1GHz x 10 cores → Want 100x more compute at same power... How?





# The Challenge: Energy efficiency@GOPS

ARM Cortex-M MCUs: M0+, M4, M7 (40LP, typ, 1.1V)\*





\*data from ARM's web



ETHZÜRICH

# Scaling performance: Parallel, Ultra-Low Power (PULP)

- As VDD decreases. operating speed decreases
- However efficiency increases → more work done per Joule Until leakage effects start to dominate Put more units in parallel
- to get performance up and keep them busy with a parallel workload a parallel workload

If workload is parallel: ML and DSP are parallelizable (embarrassing so)

ALMA MATER STUDIORUN

**ETH** zürich



10

### **Processor Specialization**

3-cycle ALU-OP, 4-cyle MEM-OP $\rightarrow$  only IPC loss: LD-use, Branch





## Achieving 100% dotp Unit Utilization



12

### Multiple RI5CY Cores (1-16)







## Low-Latency Shared TCDM

- Parallel memory access with low contention
  - Multi-banked, addressinterleaved L1
- Fast interconnect with physical design awareness
  - Logarithmic depth of combinational switchboxes







14

# Fast synchronization, non-blocking DMA L1-L2 copies





# Shared instruction cache with private "loop buffer"

- Two-level I\$
  - Private (P) + Shared (S)
- Most IFs from I\$-P
  - Low IF energy
- I\$-S for capacity
  - Reduces miss latency







## Host for sequential, I/O + Data-Parallel Cluster





17

# Combining ISA extension + Efficient parallel execution

#### 8-bit convolution

Open source DNN library

#### 10x through xPULP

Extensions bring real speedup

#### Near-linear speedup

Scales well for regular workloads

ALMA MATER STUDIORU

75x overall gain

#### • 7-8 GMACs

- 250MHz
- 4 MAC/Cycle (8bit)
- 8 Cores

**ETH** zürich



#### More GOPS, Less Power?



# What's next? Tightly-coupled HW Compute Engine







# Hardware Processing Engines (HWPEs)





HWPE efficiency  $\left(\frac{MAC}{A(mm^2), E(J), W(bps)}\right)$  vs. optimized RISC-V core

- 1. Dedicated control (no I-fetch) with shadow registers (overlapped config-exec)
- 2. Specialized high-BW interco into L1 (on data-plane)

**ETH** zürich

ALMA MATER STUDIORUM

3. Specialized datapath: supporting configurable & aggressive quantization





# All together in VEGA: Extreme Edge IoT Processor



- RISC-V cluster (8cores +1)
  614GOPS/W @ 7.6GOPS (8bit DNNs),
  79GFLOPS/W @ 1GFLOP (32bit FP appl)
- Multi-precision HWCE(4b/8b/16b)
  3×3×3 MACs with normalization / activation: 32.2GOPS and 1.3TOPS/W (8bit)
- 1.7 µW cognitive unit for autonomous wake-up from retentive sleep mode





# All together in VEGA: Extreme Edge IoT Processor

00000

CSI2

SOC

DOMAIN

CLUSTER

DOMAIN

- RISC-V cluster (8cores +1)
  614GOPS/W @ 7.6GOPS (8bit DNNs),
  79GFLOPS/W @ 1GFLOP (32bit FP appl)
- Multi-precision HWCE(4b/8b/16b) 3×3×3 MACs with normalization / activation: 32.2GOPS and 1.3TOPS/W (8bit)
- 1.7 µW cognitive unit for autonomous wake-up from retentive sleep mode

ALMA MATER STUDIORUM

**ETH** zürich

 Fully-on chip DNN inference with 4MB MRAM (high-density NVM with good scaling)
 [D. Rossi, ISSCC21]







# Full DNN Energy (MobileNetV2) on Vega









## PULP $\rightarrow$ GAP8, VEGA $\rightarrow$ GAP9







Respectively 85% and 65% of GAP8 and GAP9 are based on open-source IPs







### Wearable EEG needs compute... plus body interface & wireless communication





- PULP-based computing platform (GAP9)
- Nordic nRF52 for BLE connectivity
- Can be flexibly connected to a large variety of sensor interfaces
  - EEG shield for measurement of biopotentials
  - PPG board

**ETH** zürich

Sub-20mW power consumption

ALMA MATER STUDIORUM







Validation on alpha waves



ALMA MATER STUDIORUM

**ETH** zürich

Validation on SSVEP





ALMA MATER STUDIORUM

**ETH** zürich

Power performance: Computing onboard enables higher sampling rates







# Headbands for Epilepsy Monitoring Units and BCIs

- One version (white) for epilepsy monitoring units
  - Brush electrodes to enable measurements in the presence of bandages



- One version (black) for ambulatory and consumer BCI applications
  - Spider electrodes, more comfortable















# Headbands for Epilepsy Monitoring Units and BCIs

- One version (white) for epilepsy monitoring units
  - Brush electrodes to enable measurements in the presence of bandages



- One version (black) for ambulatory and consumer BCI applications
  - Spider electrodes, more comfortable



ALMA MATER STUDIORUM

**ETH** zürich







#### Toward ears EEG

- In-ear electrode:
  - Dätwyler Holding Inc. (derived from SoftPulseTM family)
  - Conductive elastomer
  - Silver/silver-chloride coating to optimize contact with the skin
  - Snap connector interface w/ acquisition PCB
- Reference and bias electrodes:
  - 4mm neodymium magnets
  - Gold coated
  - Allowing for flexible positioning on the eac (inner/outer side of ear scapha)





# Application: auditory stimuli

- Time domain (for low computational complexity)
- Stimulus
  - Single 50ms Gaussian noise pulse
  - Random inter stimulus interval (ISI) (500 ms + random jitter [0, 200]ms )
- Filtering

ETH zürich

Band-pass 8-48 Hz + Notch 50 Hz

ALMA MATER STUDIORU

- IIR (for reduced complexity)
- Windowing centered on the peak + averaging
- Time-domain correlation to template + thresholding
- Template response: averaging 500 epochs with average
  ISI = 600 ms
- Control: 5 minutes resting state (speakers turned off)







# Few epochs are enough for >80% sensitivity/specificity



- Small number of epochs (50) is enough to obtain both sensitivity and specificity > 80%
- Tradeoff between #epochs, threshold, correlation window to penalize sensitivity or specificity



### Very fast detection time

- Results for different stimulus repetition rates
- Threshold = 0.275
- Correlation window = 60 samples
- Max speed for sensitivity at F≈4 Hz
- Very fast detection time (SoA) systems use 100s trials and 500s stimulation times)



[Guermandi et al., Proc. EMBC, 2022]





36

#### earEEG present achievements and future

- P D P
- ear-EEG system with on-board processing completely embedded in an earbud-like form factor
- Sensitivity and specificity >80% obtained with a small number of epochs (50)
- Low-power (1.3 mW) and almost one-month of battery lifetime
- Demonstrated the potential of the proposed system for objective hearing threshold estimation
- The device could be integrated into standard earbuds or hearing aid devices
- WIP:
  - Integration of BioGAP in an earbud form factor for enhanced computing capabilities







# Thank You!