


Scaling Up Event-based Many-Core System Simulation with GVSoc

Integrated Systems Laboratory (ETH Zürich)

Rafael Medina Morillas medinar@iis.ee.ethz.ch

PULP Platform

Open Source Hardware, the way it should be!



pulp-platform.org


@pulp_platform

company/pulp-platform

youtube.com/pulp_platform




Scaling Up Research on RISC-V Systems




Single core

- PULPino, PULPissimo
- Cheshire



Multi-core

- OpenPULP
- ControlPULP



Heterogeneous, Many-core


- Hero, Carfield, Astral
- Occamy, Mempool

IOT

HPC


Simulation approaches need to scale at the same rate

System-level Simulation




- **Assess hardware and end-to-end applications**

- Performance and power insights
- Fast deployment iterations



- **Target accuracy while keeping simulations fast**

- Calibrated with RTL
- Modeling scaled-up and scaled-out systems



- **Flexible and extensible**


- Heterogeneous systems → wide variety of designs
- Explore novel architectural techniques

GVSoc [1]: System-level Simulation for RISC-V Platforms



- **Event-based simulation**

- > 100x faster than RTL simulations
- Calibrated with PULP components → < 10% timing error




- **Modeling entire system**

- CPUs, accelerators, caches, memories, I/O...
- Running unmodified binaries


- **Generic interface and component encapsulation**

- Easily extended with new architectures




[1] N. Bruschi et al, ICCD 2021


GVSoc Structure




- Component behavior
- Ports
- Modifiable parameters
- Optional power model



- **Instruction Set Simulator**
 - RV32
 - RV64
 - RVV
 - ...




Spatz Example



- Up to **100×** runtime speed up
- < 10% relative error (except FFTs)

Execution cycle offset (%)
with respect to RTL




Two Kinds of Interface with Other Simulators




- **Instantiating a simulator as a GVSoC component**

- Communication through the Python and C++ component wrappers
- **Example:** modeling DRAM integration



- **Controlling GVSoC from an external simulator**

- GVSoC provides a C++ API to control its execution
- **Example:** modeling an Analog/Mixed-Signal system integrating RISC-V SoC [4]




[2] L. Steiner et al., IJPP 2022 [3] H. Luo et al., ArXiv 2026 [4] M. Hamdi et al, CF Companion 2024

Scaling Up Systems: TeraNoC




- **1024 cores sharing a L1 NUMA**
 - 4 cores in a tile connected via crossbar
 - 16 tiles in a group connected via crossbar
 - 16 groups connected via mesh NoC
- **Mixing sync-async modeling of interconnects [5]**
 - Balance speed vs. accuracy

**< 7% error and 115x speedup
over RTL**



Multi-cluster Systems: SoftHier




- **Exploration platform for multi-cluster NoCs [6]**
 - Heterogeneous architectures
 - Broadcast and reduction at the NoC routers
- **How to map MHA and transformers**
 - Achieving up to 4x speedup over FlashAttention-3

What next?


[6] C. Zhang et al., ArXiv 2026

Next Directions


- NoC Topology Explorations




- Thermal Co-simulation with 3D-ICE



- Interfacing with QEMU as a PCIe




- System-level Fault Injection



Conclusions

- **GVSoc for fast and accurate simulation of RISC-V-based heterogeneous systems**
 - From single core to many-cluster
- **Easy interface with other simulators**
 - Either as main system or subsystem
- **Exploring new architectures**
 - 1024 cores and beyond
 - New accelerators
 - NoC fabrics



Rafael Medina Morillas (medinar@iis.ee.ethz.ch)

Q&A

pulp-platform.org

@pulp_platform

company/pulp-platform

youtube.com/pulp_platform

