Mr. Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing

Antonio Pullini®, Davide Rossi®, Igor Loi®, Giuseppe Tagliavini®, and Luca Benini®

Abstract—This paper presents Mr. Wolf, a parallel ultra-low power (PULP) system on chip (SoC) featuring a hierarchical architecture with a small (12 k gates) microcontroller (MCU) class RISC-V core augmented with an autonomous IO subsystem for efficient data transfer from a wide set of peripherals. The small core can offload compute-intensive kernels to an eight-core floating-point capable of processing engine available on demand. The proposed SoC, implemented in a 40-nm LP CMOS technology, features a 108-µW fully retentive memory (512 kB). The IO subsystem is capable of transferring up to 1.6 Gbit/s from external devices to the memory in less than 2.5 mW. The eight-core compute cluster achieves a peak performance of 850 million of 32-bit integer multiply and accumulate per second (MMAC/s) and 500 million of 32-bit floating-point multiply and accumulate per second (MFMAC/s) —1 GFlop/s— with an energy efficiency up to 15 MMAC/mW and 9 MFMAC/mW. These building blocks are supported by aggressive on-chip power conversion and computing for always-on IoT end nodes improving performance by several orders of magnitude with respect to traditional single-core MCUs within a power envelope of 153 mW. We demonstrated the capabilities of the proposed SoC on a wide set of near-sensor processing kernels showing that Mr. Wolf can deliver performance up to 16.4 GOp/s with energy efficiency up to 274 MOp/s/mW on real-life applications, paving the way for always-on data analytics on high-bandwidth sensors at the edge of the Internet of Things.

Index Terms—Digital signal processors, dynamic voltage scaling, memory architecture, multicore processing, parallel architectures.

I. INTRODUCTION

The majority of current ultra-low-power smart-sensing edge devices operating for years on small batteries can handle only low-bandwidth sensors, such as temperature or pressure. The main design driver for these systems is to consume the smallest possible amount of power at the cost of performance, which is acceptable for most applications linked to low-bandwidth sensors [1]. In this direction, several approaches have been proposed to reduce as much as possible the power consumption of deeply embedded computing systems mainly focusing on the design of sub-threshold processors [2], [3] operating at frequencies ranges from a few tens of kHz up to a few MHz.

Some of the approaches for power minimization exploit partial shut-down strategies to leverage the heavy duty-cycled nature of these applications, developing systems able to keep the deep-sleep power of processors as low as a few tens of nW [1]. Other approaches exploit deep circuit-level optimizations, such as transmission-gate standard cells [4] and dual-mode standard cells, optimized for energy efficiency in the normal mode (NM) and for power consumption in the leakage-suppression mode (LSM), delivering sub-nW power consumption at the operating frequency of few Hz [5], [6].

While the low bandwidth generated by the aforementioned sensors allows to transmit raw data to the cloud for external analysis, a new generation of edge applications is emerging, which is focused on probing the environment with data-rich sensors (such as vibration, audio, video, or biopotentials sensors) and performing data-intensive computations locally at the sensors. This approach, preventing raw data to be transmitted wirelessly, is beneficial in terms of energy, aggregate sensor bandwidth, and security [7]. A possible way to tackle this challenge is to bring significant portion of the data analytics close to the sensor, reducing the high-bandwidth raw sensor output to highly compressed and informative data, such as tags, classes, or even simple trigger events or alarms. However, this approach poses an extreme challenge of squeezing the computational requirements of advanced near-sensor data analysis algorithms within the mW-range power envelope of always-on battery-powered IoT end nodes.

The solutions proposed during the last few years to deal with the increasing performance requirements of near-sensor data analytics applications mainly leverage two approaches. The first one lies in widening the operating range of low-power processors to target a higher peak performance while maintaining reasonable efficiency for low-performance applications [8]–[10]. However, when the performance constraints are so tight that the system is forced to operate out of the near-threshold region [11], energy efficiency unavoidably drops. The second approach lies in the system specialization. Extending end-node devices with accelerators dedicated to specialized functions can significantly improve energy efficiency for these specific tasks, while leveraging general purpose processors for other tasks. This approach
has been effectively adopted in secure artificial intelligence
processors featuring convolutional neural network (CNN)
accelerators for data analytics and crypto accelerators for
security [12]–[14]. A much more flexible solution lies in
parallel near-threshold computing. This approach exploits
the energy benefits of near-threshold operations without compro-
"mission: 1) performance thanks to parallel execution over mul-
tiple cores and 2) flexibility leveraging software programmable
processors [15].

In this scenario, one of the big challenges is to join
low-power capabilities and energy efficiency of MCUs with
peak performance of more complex architecture, such as dig-
ital signal processors (DSPs) and parallel processors. Indeed,
while always-on IoT applications rely on ultra-low-power
MCUs featuring modest compute capability cores, such as
ARM Cortex M0+, most of this new generation of applica-
tions require much more computational power [up to a few
giga operations per second (GOp/s)] and significant memory
footprint (up to a few MB). These requirements have to
be achieved without compromising the tens-of-mW power
envelope, coupled with state retentive deep sleep modes to
deal with the heavily duty-cycled behavior of several IoT
applications. Moreover, floating-point capable processors are
desirable to ease the porting and to deal with the high
dynamic range of some near-sensor data analytics applications,
especially in the field of bio-potential processing.

To address this challenge, we propose Mr.Wolf, a multi-
GOp/s fully programmable power/performance/precision-
tunable IoT-edge computing engine fabricated in 40-nm LP
CMOS technology. Mr.Wolf exploits the flexible attributes of
the RISC-V ISA to deliver a state-of-the-art MCU called fabric
controller (FC) coupled with a powerful programmable parallel
processing engine for flexible multi-sensor (image, audio, bio-
 potentials, and inertial) data analysis and fusion. The system
on chip (SoC) is built around an ultra-low power MCU subsys-
tem based on a two-pipeline stage processor optimized for low
power featuring a programmable 72–108-µW state-retentive
sleep power (for up to 512 kB of system memory) and an
I/O subsystem optimized for efficient and autonomous
(with minimal processor intervention) data transfers from
high-bandwidth peripherals (up to 1.6 Gbit/s aggregated band-
width in 2.5 mW). The compute cluster is composed of
eight fully programmable processors featuring DSP extensions
targeting energy-efficient digital signal processing delivering
up to 800 MMAC/s and up to 15 MMAC/s/mW, and sharing
a floating-point unit (FPU) delivering up to 500 MFMAC/s
(i.e., 1 GFlop/s) and up to 9 MFMAC/s/mW, when executing
32-bit fixed-point and 32-bit floating point matrix multiplication,
respectively. We demonstrated the performance and
efficiency of Mr.Wolf on a wide range of real-life applications
belonging to audio, image, and bio-potential processing, show-
ing that it can deliver performance from 1.1 to 16.4 GOp/s with
energy efficiency from 18 to 274 MOp/s/mW.

The rest of this paper, extending the short abstract pre-
sented at ESSCIRC 2018 [16], is organized as follows.
Section II introduces the Mr.Wolf SoC architecture, focusing
on its key innovation aspects: autonomous IO, high-bandwidth
L2 memory architecture, parallel computing accelerator, and
power management. Section III describes the implementation
of the SoC in 40-nm CMOS technology and presents the
power/performance figures measured on the silicon prototype.
Section IV presents the benchmarking with a wide set of
near-sensor processing kernels and Section V provides a
detailed comparison with respect to the state of the art. Finally,
Section VI concludes the presentation with some final remarks.

II. MR.WOLF SOC

Fig. 1 provides a top-level view of the Mr.Wolf architecture.
It includes two power domains isolated by level shifters and
dual-clock FIFOs to operate into independent voltage and
frequency islands: the SoC and the cluster domains.

A. SoC Subsystem

The SoC domain consists of an MCU built around a
12 kgates, two-pipeline stage RISC-V processor optimized
for low power consumption (called zero-RISCY), referred to
as FC, and 512 kB of L2 memory (Fig. 1). The processor
implements the RV32IMC RISC-V ISA [17] and includes
an integer 32-bit sequential multiplier featuring a latency of
3 cycles and an integer 32-bit divider featuring a latency of
35 cycles. This processor configuration was selected to
optimize the tradeoff between power and performance in
control-oriented tasks typical of a controller, such as IO
management: it reduces the power consumption by a factor
of 2 with respect to the DSP processors available on the cluster
without compromising performance for tasks where scalar
32-bit arithmetic is needed (e.g., address manipulations, simple
calculations, as used in IO drivers, and control code) [18].

The SoC has a full set of peripherals typical of advanced
MCUs: Quad SPI (400 Mbit/s), I2C, 4 125 (4 × 3 Mbit/s),
a parallel camera interface (400 Mbit/s), UART, four channel
PWM interface, GPIOs, and a JTAG interface for debug
purposes. The set of peripherals available on Mr.Wolf, together
with the autonomous IO subsystem described in the following,
enable parallel capture of images, sounds, and vibrations
at high bandwidth and efficiency. The additional HyperBus
peripheral available on Mr.Wolf allows to extend the on-chip
memory by means of a DDR interface featuring 800 Mbit/s
of bandwidth.
Efficient sharing of on-chip memory resources is one of the key aspects to target high computing efficiency, since all functional units (CPU, IO peripherals, and parallel computing cluster) share data through the L2 memory, typically exploiting a double-buffering mechanism (i.e., data transfers from peripherals and L2 and from L2 to L1 memory are completely overlapped). To this end, in Mr.Wolf, the 512 kB of L2 memory are arranged as four 112-kB word-level interleaved logical banks (448 kB overall) on top of the two 32-kB private banks. This approach increases the access bandwidth to L2 memory by 4×, minimizing conflicts during parallel accesses through the six master ports of the L2 memory interconnect (i.e., the µDMA, the processor, and the cluster domain). Each logical bank is further split into eight physical memory banks (Fig. 3) that can be independently power gated, allowing to implement an incremental state-retentive mechanism for the L2 memory.

The memory hierarchy of Mr.Wolf is organized as a single address space: every master in the chip can access all memory locations, easing the overall programmability of the system.

Private and low-latency accesses are needed for data and more importantly for instruction accesses coming from the FC. The FC does not have an instruction cache so when the CPU is active, the bandwidth on the instruction port is 3.2 Gb/s at 100 MHz. Such bandwidth, if directed to the shared memory, would significantly increase the contention ratio degrading the performance of both the FC and the other resources sharing their data through the L2. For this reason, two banks of 32 kB can be used privately by the FC (e.g., program, stack, and private data) without incurring any banking conflicts, and improving the performance of the FC by up to 2× during execution of highly memory-intensive applications.

The connection with the parallel processing cluster consists of two asymmetric AXI plugs featuring a 64-bit width for cluster-to-memory communication and 32-bit for FC to cluster communication. The bus has been designed in an asymmetric way to save area, since the only master in the SoC domain (i.e., the FC) is only able to generate up to 32-bit blocking transactions (i.e., the FC is not able to generate bursts). Indeed, high-bandwidth data transfers are handled entirely by the DMA of the cluster through the 64-bit plug connected to the cluster AXI bus. Despite the high-performance interconnect, the SoC features a low-cost APB subsystem to access configuration registers of the different SoC IO peripheral IPs including pad GPIO and multiplexing control, clock and power control, timer, µDMA configuration port, and PWM controller.

Energy-efficient IoT systems require not only efficient processing engines but also an efficient I/O subsystem. Mr.Wolf implements an advanced I/O subsystem in which each peripheral has a dedicated lightweight DMA channel (µDMA) that enables the peripherals themselves to control the data transfer to/from the L2 memory. The µDMA has two dedicated 32-bit ports on the L2 memory interconnect, granting an aggregated bandwidth equal to 2 × 32-bit × SoC clock frequency, sufficient to satisfy the requirements of parallel transfers from all the peripherals (up to 1.6 Gbit/s) with a frequency of just 57 MHz and a power of 2 mW. This architecture, coupled with the single-cycle latency multi-ported memory structure described above, guarantees to have a predictable latency to the memory. Moreover, it allows multiple concurrent data transfers toward external devices while operating at low frequency with no need for large buffers attached to the peripherals (16 B/channel are employed in Mr.Wolf). Some of the peripherals are equipped with an internal transaction engine that allows them to implement complex I/O transfers with completely autonomous synchronization between the involved I/O resources, so that the FC only duty is to set up the transaction and trigger its start.

B. Parallel Computing Cluster

The cluster, shown in Fig. 2, resides on a dedicated voltage and frequency domain, and is turned on and adjusted to the
required voltage and frequency when applications running on the FC offload highly intensive computation tasks.

It contains eight RISC-V cores supporting the RVC32IMF instruction set [17], plus an extension targeting energy-efficient digital signal processing (Xpulp) [19]. Such ISA extension consists of the first set of instructions, called Xpulpv1, that can be easily inferred by compiler. This set of instructions include hardware loops to accelerate for statements typical of DSP kernels, load/store with post increment to accelerate incremental accesses to vectors and tensors, multiply and accumulate (MAC). A second set of extensions, called Xpulpv2, can be typically exploited inferring built-in intrinsic functions in the code, and include single instruction multiple data (SIMD) vectorial instructions, such as parallel arithmetic operations on 16-bit and 8-bit data, bit manipulation instructions useful to accelerate computations of emerging applications, such as binary neural networks (BNNs) [20], and support for fixed-point arithmetic, such as saturation and clipping. These extensions improve performance and energy efficiency of compute intensive kernels by up to 11×, if compared to a baseline RVC32IMF ISA (Fig. 10).

The cluster is served by a 64-kB multi-banked L1 scratchpad memory called tightly coupled data memory (TCDM) composed of 16 4-kB SRAM banks, enabling shared-memory parallel programming models such as OpenMP [21]. The L1 memory can serve all memory requests in parallel with single-cycle access latency, thanks to a low-latency logarithmic interconnect featuring a word-level interleaving scheme with round-robin arbitration resulting into a low average contention rate (<10% even on data-intensive kernels). A dedicated peripheral interconnect is used to access the cluster peripherals such as a timer and the event unit, as well as the AXI-4 bus. Data movements from L1 memory to L2 memory are explicitly managed by software through a lightweight DMA controller supporting 2-D addressing capabilities and up to 16 outstanding transactions toward the AXI-4 bus to hide access latency of the L2 memory. This approach has significantly smaller overhead with respect to an L1 data cache and allows to completely overlap data transfers and computation phases by means of double buffering.

The cluster program cache is implemented using latch-based memory to improve the access energy (by up to 4× for instruction memory [22]) of this high-bandwidth memory (25 Gbit/s at 100 MHz when all cores are active) with respect to traditional SRAM-based implementation. However, using latches instead of SRAMs comes at the cost of significant area overhead [22]. To reduce this overhead, taking advantage of the data-parallel computational model typically employed in the cluster, the instruction cache is shared among the cores, avoiding instruction replication on the private caches typically employed in traditional multi-core systems [23]. To ease the physical implementation of the latch-based memories and reducing routing congestion, the 4-kB instruction cache is split into four arrays. Each array has a single write port connected to the AXI-bus, used for refills, and eight read ports connected to the prefetch buffers of the RISCY cores. This multi-port architecture allows the cores to have a non-blocking access to the cache with the same performances as a private cache. Moreover, refills are handled by a global controller so that if all cores are generating a miss accessing the same location, only one request is propagated to the L2 memory, reducing the pressure on the L2 memory. This approach couples the bandwidth (performance) benefits of private caches with the energy benefits of the latch-based implementation, mitigating the area overhead by means of sharing, improving energy efficiency by up to 1.5× with respect to an area-equivalent cluster architecture featuring a traditional SRAM-based private instruction cache.

Reducing parallelization overhead is one of the key elements for improving energy efficiency of computing systems relying on data-parallel computational models such as OpenMP [21], especially when dealing with applications characterized by unbalanced workloads and small parallel regions. Traditional parallel computing systems rely on software synchronization mechanisms (such as test-and-set) implemented through atomic instructions in dedicated memory regions. In Mr.Wolf, on top of the traditional software support, fast event management, parallel thread dispatching, and synchronization are supported by a dedicated hardware block (event unit) enabling low-overhead fine-grained parallelism to boost performance and energy efficiency of fine-grained parallel workloads. The processors can wait on generic events just performing a load operation on a register of the event unit mapped on a single-cycle aliased region accessed through the demuxes.

The event unit block also controls the top-level clock gating of every single core in the cluster, and hence a core waiting for an event (attached to a synchronization barrier or general event) is instantly brought into a fully clock gated state, zeroing its dynamic power consumption, and resumes the execution after the event in two clock cycles. When all the processors reach the synchronization of the barrier or the event is triggered, the event unit releases the clock gating of the processors that can resume the program flow. With respect to a traditional synchronization mechanism implemented with test-and-set instructions, the event unit reduces the latency and energy cost by up to 15× for barriers and by up to 1.5× for mutex, leading to a cluster-level speed-up (and energy) improvements up to 2×, during execution of applications with unbalanced workloads and small parallel regions such as Dijkstra, DWT, and FFT with respect to the execution of the same kernels with software barriers. To enable fast, non-blocking accesses, both the event unit and the DMA have dedicated ports to each CPU. The connection is made through a 2-level demuxing logic implemented close to the data port of the core. This design choice guarantees to prioritize access to timing critical low-latency interconnect over peripherals.

Floating-point capable processors are desirable in many deeply embedded applications [24], especially those dealing with processing of bio-potentials, often leveraging linear algebra algorithms featuring extremely high dynamic range [25], but also in other fields, such as audio and robotics [26]. Even when floating-point applications can be transformed into fixed point, this is not necessarily the best solution energy-wise, since the additional instructions required to deal with dynamic range of variables might incur significant overhead [27]. However, since FPUs are expensive in terms of area (the area of a
full FPU is almost the same as the RISCY core), their overhead needs to be minimized at the system level to deal with tight cost requirements of IoT end nodes. To address this challenge, the cluster implements a sharing approach for FPUs motivated by the following observations: 1) FPUs need to be pipelined to match the frequency of the rest of the system, featuring a latency of at least two cycles (Table I) and 2) the density of floating-point operations in applications is rarely larger than 50% because of load/store instructions needed to access the data, as highlighted in Table VI.

The FPU and two floating-point multiply and accumulate (FMACs) units are shared among the eight processors of the cluster. The FPU implements common floating-point operations summarized in Table I. The FPU and FMACs are integrated into the cluster through an auxiliary processing unit (APU) interconnect, featuring a request/grant protocol with round-robin arbitration as in the TCDM interconnect and communicating with the execute pipeline stage of the processor. Following this approach, each processor can transparently access each unit of the shared FPU, being stalled whenever the shared resource is used by another processor.

C. Power Management

To maximize energy efficiency while minimizing the number of external components, the SoC contains a dual-mode voltage regulator composed of an internal dc/dc converter for active modes associated with a micro low-dropout (uLDO) regulator for low power modes, as shown in Fig. 3. The internal dc/dc converter can be directly connected to an external battery. It can deliver voltages in the range of 0.8–1.1 V when the circuit is active with an efficiency of 70% for very low loads (<500 μW) and up to 95% for medium and high loads (2–150 mW). When the circuit is in sleep mode, the current consumption is reduced to 72 μW (from VBAT) assuming the RTC is active and no data retention, and up to 108 μW assuming full L2 retention. The two main domains have their own separate clocks, generated by two frequency-locked loops (FLLs) placed on the SoC domain. Special attention has been paid to the time needed to turn on and turn off the cluster. The typical turn-around time from FC idle to cluster active is always below 300 μs allowing for agile power state transitions. Table II shows the power modes of Mr.Wolf together with maximum frequency and power consumption.

Unlike other power modes, the Cluster Idle power mode is automatically activated in hardware. Fig. 4 shows an overview of the clock domains used in Mr.Wolf and how the hardware clock gating in the cluster works. Each IP in the cluster provides a busy signal to a central clock gating unit notifying the presence of pending transactions. When all resources are not busy and no transactions are in flight on the interconnect, the clock is gated at the source of the clock tree completely cutting the dynamic power of the cluster. The circuit is then reactivated in a single clock cycle when a transaction or an event arrives at the boundary of the cluster.

III. MR. WOLF CHIP

A. Implementation

Fig. 6 shows a die photograph and the floorplan of Mr.Wolf, while Fig. 5 provides a detail of the layout of the SoC. The SoC was implemented in TSMC 40-nm CMOS LP technology.
It was synthesized with Synopsys Design Compiler 2016.12, while Place & Route was performed with Cadence Innovus 16.10. The two main power domains of the chip (SoC and cluster domains) are highlighted in Fig. 6 with dashed lines, while the power on reset (POR) and dc/dc converter have been placed in the third, always-on power domain. Both SoC and power domains are switchable. The power switches residing in the two domains are supplied by the dc/dc and controlled digitally by the power manager placed in the always-on domain to selectively turn on each domain. The output of the power switches is then connected to the rails powering the cells and memories of each domain.

In order to enable selective retention mode for each of the L2 memory banks highlighted in Fig. 6, a power ring supplied by the always-on VDD (0.8 V) was placed around each bank, and a few additional power switches were placed inside each sub-domain to selectively supply the array of the SRAM banks when the SoC domain is off. This selective state-retention mode has an area overhead of approximately 2% of the overall chip area. The two FLLs and the bootup ROM reside in the SoC domain as well.

Table III summarizes the main features of Mr.Wolf SoC. The die size is 10 mm², integrating 1.8 million of equivalent logic gates (minimum sized NAND2) and 576 kB of memory, and featuring a voltage range of 0.8–1.1 V and an operating frequency ranging from 32 kHz and 450 MHz, while the power consumption ranges from 72 µW to 153 mW.

Table IV highlights the main contributions to the overall chip area. The three largest components of the SoC are the L2 memory subsystem (i.e., 512 kB of multi-banked L2 memory + SoC interconnect), the dc/dc and POR, and the cluster, while the combined contribution of the IO and FC subsystems is smaller than 4%. Within the compute cluster (Table V), 27% of the area is used by the eight RISCY processors, while 16.3% of the area is occupied by the 16-port 64-kB multi-banked TCDM, implemented by 16 1024 × 32-bit SRAM banks. A relevant amount of the cluster area (38.9%) is used by the 4-kB shared instruction cache, implemented with a standard cell-based (i.e., latches) approach. Although the latch-based implementation features a significant area overhead with respect to more traditional approaches based on SRAMs, it provides major energy savings [22], which is one of the main reasons for the significantly higher energy efficiency of the cluster with respect to the FC, as discussed in Section III-B. The FPUs occupy only 4.3% of the area, thanks to the sharing approach adopted in the cluster architecture, saving significant area with respect to a private FPU approach for which 30% area overhead would be needed. Finally, the remaining area is used by smaller blocks, such as DMA and event unit, and by the interconnect.

B. Performance and Energy Efficiency

Fig. 7 shows the SoC performance measured on the silicon prototype running a typical high-utilization workload (matrix multiplication), while Fig. 8 shows the related energy efficiency. The first two curves (blue and red) show the FC and cluster performance when executing an integer matrix.
### Table IV

<table>
<thead>
<tr>
<th>Instance</th>
<th>Area [μm²]</th>
<th>Percentage [%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pad Frame</td>
<td>1516800</td>
<td>15.17</td>
</tr>
<tr>
<td>DC/DC</td>
<td>991900</td>
<td>9.92</td>
</tr>
<tr>
<td>PowerBot</td>
<td>119600</td>
<td>1.20</td>
</tr>
<tr>
<td>SoC Domain</td>
<td>3240900</td>
<td>32.41</td>
</tr>
<tr>
<td>Safe Domain</td>
<td>1169259</td>
<td>11.69</td>
</tr>
<tr>
<td>Cluster Domain</td>
<td>2961541</td>
<td>29.62</td>
</tr>
</tbody>
</table>

### Table V

<table>
<thead>
<tr>
<th>Instance</th>
<th>Area [μm²]</th>
<th>Percentage [%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cores</td>
<td>400000</td>
<td>26.9</td>
</tr>
<tr>
<td>TCMD</td>
<td>242508</td>
<td>16.3</td>
</tr>
<tr>
<td>Interconnect</td>
<td>41501</td>
<td>2.8</td>
</tr>
<tr>
<td>BUS AXI</td>
<td>37952</td>
<td>2.6</td>
</tr>
<tr>
<td>I2S</td>
<td>579239</td>
<td>38.9</td>
</tr>
<tr>
<td>DMA</td>
<td>81381</td>
<td>5.5</td>
</tr>
<tr>
<td>Event Unit</td>
<td>41315</td>
<td>2.8</td>
</tr>
<tr>
<td>FPU</td>
<td>63575</td>
<td>4.3</td>
</tr>
</tbody>
</table>

Fig. 7. Mr.Wolf performance when executing an integer matrix multiplication on the FC and on the cluster and a floating-point matrix multiplication on the cluster.

Fig. 8. Mr.Wolf energy efficiency when executing an integer matrix multiplication on the FC and on the cluster and a floating-point matrix multiplication on the cluster.

Multiplication. It is possible to note that similar to other low-power MCUs [3], [28], based on tiny processors optimized for low-power control tasks, the FC can achieve a peak performance of 25 MMAC/s at 450 MHz, 1.1 V and a peak efficiency of 1.5 MMAC/s/mW at 150 MHz, 0.8 V. The differentiating factor and the power of Mr.Wolf stand on the possibility to power-on the parallel processing cluster and offload compute-intensive tasks with significant performance and efficiency. Thanks to the instruction set extensions, the optimized pipeline of the eight RISCY processors, and most importantly to the efficient memory sharing through the L1 data memory and instruction cache, the cluster can execute 2.5 MAC/cycle on eight cores. This execution efficiency leads to the peak performance of 850 MMAC/s at 350 MHz, 1.1 V and a peak energy efficiency of 15 MMAC/s/mW at 110 MHz, 0.8 V, improving DSP performance and energy efficiency with respect to the FC by 35× and 12×, respectively. The third curve (green) shows the performance and efficiency of the cluster when executing an FP matrix multiplication, expressed as MFMAC/s and MFMAC/s/mW, respectively. It is interesting to note that even if the FMAC units are shared, and despite their two pipeline stages (required to reach the target frequency), the architectural efficiency is 1.57 FMAC/cycle, leading to a peak performance of 500 MFMAC/s—1 GFlop/s—and a peak energy efficiency of 9 MFMAC/s/mW.

C. IO Performance

Fig. 9 shows in the lower two curves, the measurements of power consumption of the SoC subsystem for different I/O input bandwidths with and without 50 millions of operations per second (MOp/s) of load on the FC. The system can sustain 800 MBit/s operating at as low as 28.5 MHz and consuming 1.21 mW when only I/O to memory transfer is involved and work at 62.5 MHz and consume 2.7 mW when executing a kernel on the CPU at 50 MOp/s in parallel to the I/O transfer. The other curves in the graph show an estimate of the consumption of a more traditional system with CPU, memory, and DMA sharing the same system bus. When DMA is used, performance is deeply affected by the buffer size.

The two extremes are shown in the graph: a small buffer of 32 B and a hypothetical system with 1-kB buffer dedicated to each single peripheral. The proposed solution shows an improvement of up to 4.5× in power consumption when operating at high bandwidth (800 MBit/s) compared to a traditional DMA solution with a small 32 B/peripheral buffer. Moreover, even when very big buffers are employed in traditional architectures, the μDMA is still 1.2× more efficient for three reasons: 1) traditional architectures are required to use higher frequency to compensate for contention with the processor...
on the system memory; 2) tightly coupled integration with the L2 memory enables the use of smaller (and more energy efficient) buffers; and 3) in traditional architectures, the whole system interconnect is active during I/O transfers (e.g., AHB on the system memory).

In Fig. 9, CPU polling is presented as a reference and to highlight that in a traditional DMA-based solution, the buffering resources at the peripherals have to be big enough to hide the overhead of the DMA interrupt service routine and DMA programming. Moreover, in a traditional system, buffering has to be allocated at design time and cannot be dynamically allocated as in our solution.

### IV. MR. WOLF BENCHMARKING

This section presents an extensive architectural evaluation of the Mr.Wolf SoC, when executing parallel kernels belonging to different near-sensor processing application fields (audio processing, image processing, and bio-potentials). The set of kernels selected for benchmarking, presented in Table VI, forms the building blocks of several real-life applications, such as EMG-based gesture recognition [29], seizure detection [30], object detection [20], and many others, being the ones where most of the time (and energy) is typically spent in the considered applications. The selected set of kernels is highly heterogeneous (i.e., we did not choose variations of the same basic pattern) to emphasize the flexibility of the architecture. To evaluate the performance of Mr.Wolf, the kernels were executed in isolation to assess the capability of the system to deal with arithmetic operations with different operands bit-width and precision: floating-point, 32-bit, 16-bit, and 8-bit fixed point, and bit-wise. All the benchmarks were compiled with a version of GCC 7.1 enhanced to support Xpulp extensions (discussed in Section II) and parallelized with a runtime library optimized for PULP architectures.

All the benchmarks were executed on an evaluation board hosting a prototype of Mr.Wolf connected to a PC through a JTAG adapter for loading binaries to the L2 memory. Table VI summarizes the benchmark set and their relevant features, such as precision, code size, and floating-point density (i.e., the number of floating-point instructions versus the overall number of instructions executed by the processors). Moreover, Table VI reports the main results of their implementation and optimization in Mr.Wolf, namely: 1) the instruction per cycle (IPC) on the eight-core cluster (refer to the RV32IMFCXpulp instructions actually executed by the cores); 2) the % of stalls extracted from the performance counters available on the RISCY processors; and 3) the performance and energy efficiency, normalized to equivalent RV32IMC operations. For a fair comparison with respect to a sequential implementation, the overhead of the parallel runtime (e.g., additional instructions for thread dispatching and synchronization) is taken into account during the parallel execution but not during the normalization with respect to the equivalent RV32IMC operations used to derive performance and efficiency.

Fig. 10 reports the benchmarking of fixed-point kernels highlighting the performance boost when moving the execution from the FC of Mr.Wolf (i.e., a zero-RISCY processor) to the cluster (single-core execution on an RISCY processor), and when exploiting the Xpulp extensions. A detailed description of the instruction set extensions of RISCY core can be found in [19]. It is possible to note that the performance increases from $1.1 \times$ to $1.9 \times$ when moving from zero-RISCY to RISCY due to the pipeline optimized for energy-efficient digital signal processing featuring single-cycle multiplication and load/store operations. A further performance boost can be noted when enabling the Xpulp extensions on the RISCY processor. While some of the extensions are general purpose and are automatically inferred by the compiler enabling the related flags (XpulpV1), some of the benchmarks have been optimized through the usage of intrinsic functions (also known as built-in functions) in the source code of the applications to better exploit the capabilities of the underlying hardware (Xpulpv2). This effect can be noted in Fig. 10 when analyzing applications featuring smaller than 32-bit precision such as MatMul, 5x5 Conv, and CNN Layer, exploiting the vectorial capabilities of the processor able to execute two 16-bit operations and four 8-bit operations in parallel. When exploiting compiler optimization, the speed-up with respect to zero-RISCY ranges from $2.3 \times$ to $3.9 \times$, which is further boosted when exploiting manual optimization with intrinsic functions, leading to speed-ups ranging from $4.4 \times$ to $11.7 \times$. Applications leveraging bit-manipulation instructions, such as bit-insert, bit-extract, and pop-count, also significantly benefit from the exploitation of intrinsic functions, featuring a speed-up up to $3.5 \times$ with respect to the execution on zero-RISCY leveraging shift and mask operation to handle bitwise computations.

Fig. 11 shows the performance boost achieved by the cluster when executing the fixed-point benchmarks on two, four, and eight cores, where benchmarks are sorted from the lowest to the highest speed-up. The overlying hollow bars depict Amdahl’s limit of each application, which is the maximum speed-up theoretically achievable by the parallel execution. Table VI shows other relevant information related to the 8-parallel core implementation, such as the number of stalls due to contention in TCDM, the number of load-use stalls, the number of IS stalls, and the number of IPCs delivered.
by the cluster. It is possible to note that most highly parallel applications (i.e., featuring Amdahl’s limit close to 2, 4, and 8) feature almost linear speed-up. In general, the performance drop with respect to the ideal speed-up is smaller than 15% even for applications featuring very small parallel regions and frequent synchronization barriers, such as FFT, and highly unbalanced workloads such as PCA. This is achieved mainly thanks to the efficient data sharing implemented by the TCDM interconnect, which keeps the worst case access contention to the shared memory banks to 7% even on an extremely LD/ST intensive workload such as 32-bit 5×5 convolution (5×5 Conv 32-bit), the 4-kB shared instruction cache architecture which perfectly fits the program memory footprint of near-sensor processing applications, allowing to keep the stalls related to instruction fetch below 1% also for large applications (such as PCA and BNN, as reported by the code size in Table VI), and the efficient hardware-assisted synchronization mechanism discussed in Section II. The overall performance of the cluster, normalized to equivalent RV32IMC operations, ranges between 1.1 GOp/s more and 16.4 GOp/s; the higher values are achieved when the 8-bit SIMD extensions can be fully exploited on highly parallel workload, such as MatMul, 5×5 Conv, or CNN layer.

Fig. 12 shows the reduction of performance due to the sharing of FPUs when increasing the number of cores from 1 to 8. The floating-point efficiency is highly related to the floating-point operation density (i.e., the number of floating-point operations normalized to the total number of executed operations), as summarized in Table VI. Applications featuring floating-point densities below 20% feature a high floating-point efficiency (above 90%) even when running on eight cores. Applications with higher density of floating-point operations feature high efficiency despite a floating-point efficiency down to 0.8%, with the exceptions of FFT and 5×5 Conv, featuring extremely high floating-point density (33% and 36%, respectively).

These results confirm the benefits of the sharing approach, providing floating-point capabilities to the parallel processing cluster with significantly smaller overhead than a private FPU approach, and leading to a performance overhead smaller than 20% for most of the applications. Overall, the floating-point performance of Mr.Wolf ranges between 1.1 and 2.9 GOp/s, considering operations normalized to equivalent RV32IMFC instructions, as summarized in Table VI.

V. COMPARISON WITH STATE OF THE ART

Table VII shows a comparison with the devices defining the boundaries of the Mr.Wolf design space: low-power microcontrollers (MCUs) [1], [3], [28], wide-performance range DSPs [31]–[33], and PULP architectures [12], [13], [15]. Performance of existing architectures is normalized to equivalent RV32IMC instructions. Since, for most architectures, IPC is not reported, we have considered one IPC (IPC = 1) and applied a 2.5× factor to FULMINE, GAP-8, and Mr.Wolf MOp/s to take into account the performance boost of Xpulp extensions on near-sensor processing applications (Table VI).

With respect to tiny MCUs such as SleepWalker and REISC, Mr.Wolf delivers, orders of magnitude, better peak performance, and also 1.5× better energy efficiency, despite the implementation strategy of these MCUs is highly optimized to operate at very low voltage (i.e., down to 0.4 V). Indeed, similar to the one of the zero-RISCY cores, the micro-architecture of these processors is not optimized for energy-efficient digital signal processing. Moreover, the architectures of these SoCs are designed with extremely simplified memory hierarchy (i.e., instruction and data memory of a few kB) which consume significantly less power than Mr.Wolf, but pose severe limitations during the execution of complex near-sensor data analytic applications. The superior energy efficiency of the Mr.Wolf cluster is determined by the optimized micro-architecture of the core (including DSP extensions) and coupled with the architectural features of the cluster, namely: 1) the efficient data memory banks’ sharing; 2) latch-based shared instruction cache; and 3) efficient hardware synchronization management. All these features allow to achieve almost linear speed-ups for parallel execution of several applications (Table VI), with negligible power overhead, boosting the energy efficiency of the Mr.Wolf cluster. For instance, [28] reports an IPC of 0.63 for FFT and FIR (single core), while the Mr.Wolf cluster delivers 0.88 and 1 per core, respectively. The speed-up of the Mr.Wolf cluster with respect to basic RISC ISAs such as [28] jumps to 1.5× and 3× per core when considering XpulpV1 extensions of RISC, up to 10× per core when exploiting
the full XpulpV2 extensions, which include SIMD 16-bit, 8-bit instructions and bit-manipulation extensions (Table VI). Finally, for a given performance target (MOp/s), exploiting parallelism allows to achieve the same performance at a lower supply voltage, improving energy efficiency with respect to sequential execution. Similar considerations can be done for [1] and [3], leveraging ARM Cortex M0 + and 16-bit MSP430 ISAs, respectively.

Mr.Wolf also surpasses the performance of all existing wide-range DSPs (by more than 2×) with significant energy efficiency margin (more than 1.8×), when considering 32-bit operations (Table VII). Both performance and efficiency can be further increased on Mr.Wolf when exploiting SIMD instructions available on the Xpulp extensions and not available in other cores, leading to a performance and efficiency boost of 1.9× to 2.1× and 3.2× to 3.5×, when operating on 16-bit and 8-bit data, respectively (Table VI). The RISC-V vector processor [33] performs with 3.7× better energy efficiency than Mr.Wolf on floating-point workloads (normalized to 32-bit floating-point operations for fair comparison) [33],

\[ \begin{array}{|l|c|c|c|c|c|c|c|c|} \hline \text{Application} & \text{Domain} & \text{Precision} & \text{Code size} & \text{F.P. Density} & \text{IPC} & \text{TCU DM Stalls} & \text{LD-use Stalls} & \text{IS Stalls} & \text{Performance}^a & \text{Efficiency}^a \\
\hline \text{PCA} & \text{ExG} & 32-bit F.P. & 3180 & 5.4 & 0.4 & 0.0 & 0.5 & 1.7 & 20 \\
\hline \text{FFT} & \text{Audio, Image, ExG} & 32-bit F.P. & 2332 & 4.7 & 0.9 & 0.1 & 0.5 & 1.6 & 26 \\
\hline \text{DWT} & \text{Audio, Image, ExG} & 32-bit F.P. & 698 & 5.4 & 2.9 & 0.2 & 0.6 & 1.9 & 31 \\
\hline \text{FIR} & \text{Audio, ExG} & 32-bit F.P. & 2332 & 7.1 & 2.6 & 0.4 & 1.5 & 2.2 & 36 \\
\hline \text{SVM} & \text{ExG} & 32-bit F.P. & 1288 & 6.1 & 0.6 & 0.0 & 0.6 & 1.1 & 18 \\
\hline \text{MatMul} & \text{Audio, Image, ExG} & 32-bit F.P. & 1618 & 6.1 & 2.1 & 0.0 & 0.1 & 2.9 & 49 \\
\hline \text{SxS Conv} & \text{Audio, Image, ExG} & 32-bit F.P. & 746 & 4.7 & 0.9 & 0.0 & 0.1 & 1.7 & 28 \\
\hline \text{CNN Layer} & \text{Image} & 32-bit Int. & 778 & 7.5 & 0.6 & 0.0 & 0.3 & 7.2 & 120 \\
\hline \text{HD [29]} & \text{ExG} & \text{binary} & 3326 & 7.1 & 0.6 & 0.0 & 0.2 & 7.7 & 129 \\
\hline \text{BNN [20]} & \text{Audio, Image} & \text{binary} & 4204 & 7.1 & 0.3 & 2.8 & 2.4 & 5.8 & 97 \\
\hline \end{array} \]

\[ ^a \text{Equivalent RV32IMC and RV32IMFC operations are reported for fixed-point and floating-point applications, respectively.} \]

\[ ^b \text{Performance at 350 MHz, 1.1V is reported.} \]

\[ ^c \text{Efficiency at 110 MHz, 0.8V is reported.} \]

\[ ^d \text{Includes code size of the kernels. Calls to external libraries (e.g., math standard functions) are not included.} \]

\[ \begin{array}{|l|c|c|c|c|c|c|c|c|c|c|} \hline \text{Tech.} & \text{ISA} & \text{No. of} & \text{IOPs} & \text{VDD Range} & \text{Max} & \text{Peak Int. Perf.} & \text{Peak Int. Eff.} & \text{Peak FP Perf.} & \text{Peak FP Eff.} \\
\hline \text{MCPx} & \text{SleepWalker[3]} & 65nm & 16-bit & 525 & 16/24/12/12 & 0.4 & 25 & 81.5^d & - & - \\
\hline & \text{Myers et.al.[1]} & 65nm & 32-bit & 525 & n.a./n.a./n.a./24 & 0.2-1.2 & 66 & 85 & - & - \\
\hline & \text{RIESC[28]} & 55nm & 32-bit & 8/16/14/12 & n.a. & 0.5-1.2 & 82.5 & 98 & - & - \\
\hline \text{DSPs} & \text{Hexagon[31]} & 28nm & 32-bit & 1200 & 0.6-1.05 & 3690^b & 53^b & - & - \\
\hline & \text{PRISMBE[32]} & 28nm & 32-bit & 2600 & 0.4-1.3 & 2600 & 16.1 & - & - \\
\hline & \text{RISC-V VP[33]} & 28nm & 32-bit & 1900^d & 0.45-1 & 961 & 68^d & 68^d & - & - \\
\hline \text{FVLP, SoG} & \text{PULPv2[15]} & 28nm & 32-bit & 825 & 0.32-1.15 & 3300 & 193 & - & - \\
\hline & \text{FULLMINE[13]} & 65nm & 32-bit & 400 & 0.8-1.1 & 420^b & 69 & - & - \\
\hline & \text{GAP-8[12]} & 55nm & 32-bit & 250 & 3.6-30 & 3500^b & 50 & - & - \\
\hline & \text{Mr.Wolf (This Work)} & 40nm & 32-bit & 450 & 0.8-1.1 & 7000^b & 120 & 1000^b & 18 \\
\hline \end{array} \]

\[ ^a \text{Equivalent RV32IM operations.} \]

\[ ^b \text{An efficiency of 80% is considered as upper bound for a 4-lanes VLIW. Equivalent to an IPC of 3.2 [34].} \]

\[ ^c \text{Considers performance ratio between execution with and without Xpulp extensions in ideal conditions (i.e., no stalls). 16-bit and 8-bit SIMD operations are not considered.} \]

\[ ^d \text{Power density is normalized to 32-bit operations.} \]

\[ ^e \text{Considering 1 MAC = 2 ops where MACs are reported, when executing a matrix multiplication.} \]
thanks to the more scaled technology node (28-nm FD-SOI) that allows to operate at high frequency down to 0.45 V, and the architecture highly specialized for floating-point computations. However, the fixed-point performance and efficiency of the scalar RISC-V processor are significantly smaller, especially when enabling the SIMD extensions for smaller than 32-bit operations on Mr.Wolf. Finally, none of the described mobile processors feature state-retentive deep-sleep modes to enable duty-cycled operations for IoT applications.

Exploiting the heterogeneous architecture which couples the IO efficiency and state-retentive deep-sleep capabilities of the SoC domain with the powerful and energy-efficient 8-processor cluster, Mr.Wolf represents a significant advance in the state of the art of PULP processors. The efficiency of Mr.Wolf is surpassed only by PULPv2 (even though PULPv2 does not support the\textit{XPulp} ISA extensions) due to a more scaled technology used for implementation (28-nm FD-SOI versus CMOS 40-nm LP). However, PULPv2 is lacking internal power management circuits (i.e., dc/dc, LDH, and power gating), significantly decreasing the system-level efficiency for duty-cycled applications. Although low-power processors, such as Sleepwalker, [3] feature a better deep sleep power, GAP-8 and Mr.Wolf have the capability to store in a full retentive way up to 512 kB of data (instead of a few K). However, while GAP-8 is more specialized for CNN workloads, featuring a dedicated accelerator, Mr.Wolf is 2.4× more efficient on fixed-point workloads and more general purpose thanks to the presence of the shared FPUs.

Finally, thanks to its autonomous IO subsystem and the hierarchical and energy-proportional architecture, Mr.Wolf allows to periodically wake-up the SoC only to efficiently transfer sensor data to L2 with the\textit{μDMA}, accumulate data on the state-retentive L2 memory (enabling retention only on used banks to minimize sleep power), and activate the cluster when enough data has been acquired for energy-efficient (floating-point) digital signal processing, paving the way for always-on data analytics of high-bandwidth sensor data at the edge of the Internet of Things.

VI. CONCLUSION

We presented Mr.Wolf, an SoC for edge IoT applications coupling a state-of-the-art MCU featuring an advanced IO subsystem for efficient data acquisition from high-bandwidth sensors, with an 8-core floating-point capable computing cluster. The proposed SoC, implemented in a commercial 40-nm technology, features a 108-μW fully retentive memory (512 kB), an efficient IO subsystem capable to transfer up to 1.6 Gbit/s in less than 2.5 mW, and an 8-core compute cluster achieving a peak performance of 850 MMAC/s and 500 MFMACs (1 GFlop/s) and an energy efficiency up to 15 MMAC/s/mW (and 9 MFMACs/s/mW). We demonstrated that Mr.Wolf SoC allows to perform parallel floating-point digital signal processing within a power envelope smaller than high-performance MCU. We demonstrated the capabilities of the proposed SoC on real-life near-sensor processing applications, showing that Mr.Wolf can deliver performance up to 16.4 GOp/s with energy efficiency up to 274 MOp/s/mW.

ACKNOWLEDGMENT

The authors would like to thank Dolphin Integration for providing the Retention Alternating Regulator (RAR).

REFERENCES


[35] Davide Rossi received the Ph.D. degree from the University of Bologna, Bologna, Italy, in 2012. He has been a Post-Doctoral Researcher with the Department of Electrical, Electronic and Information Engineering “Guglielmo Marconi,” University of Bologna, since 2015, where he is currently an Assistant Professor. His research interests focus on energy-efficient digital architectures. In this field, he has published more than 80 papers in international peer-reviewed conferences and journals.

[36] Igor Loi received the Ph.D. degree from the University of Bologna, Bologna, Italy, in 2010. He has been a Post-Doctoral Researcher with the Department of Electrical, Electronic and Information Engineering “Guglielmo Marconi,” University of Bologna, since 2006. He is currently with GreenWaves Technology, Crolles, France. His research activities are currently focused on ultralow power multi-core systems. In this field, he has published more than 40 papers in international peer-reviewed conferences and journals.

[37] Giuseppe Tagliavini received the Ph.D. degree in electronic engineering from the University of Bologna, Bologna, Italy, in 2017. He is currently a Post-Doctoral Researcher with the Department of Electrical, Electronic, and Information Engineering, University of Bologna. He has coauthored over 20 papers in international conferences and journals. His research interests include parallel programming models for embedded systems, run-time optimization for multicore and many-core accelerators, and design of software stacks for emerging computing architectures.

Antonio Pullini received the M.S. degree in electrical engineering from the University of Bologna, Bologna, Italy, and the Ph.D. degree from the Integrated Systems Laboratory, ETH Zürich, Zürich, Switzerland. He has been a Senior Design Engineer with iNoCs Sàrl, Lausanne, Switzerland, and he is currently with GreenWaves Technologies, Grenoble, France. His research interests include low-power digital design and networks on chip. In this field, he owns more than 50 papers in international peer-reviewed conferences and journals.

Luca Benini is currently the Chair of Digital Circuits and Systems at ETH Zürich, Zürich, Switzerland, and also a Full Professor with the University of Bologna, Bologna, Italy. He has published more than 800 papers, five books, and several book chapters. His research interests are in energy-efficient system design for embedded and high-performance computing.

Dr. Benini is a fellow of the ACM and a member of the Academy Europaea. He was a recipient of the 2016 IEEE CAS Mac Van Valkenburg Award.