

PULP PLATFORM Open Source Hardware, the way it should be!

Mastering the PULP GCC toolchain

Introduction to the compilation toolchan and Performance-driven optimization techniques

Giuseppe Tagliavini <giuseppe.tagliavini@unibo.it>







Outline

- Introduction to the PULP GCC toolchain
- Downloading and building the toolchain
- RISC-V and PULP compiler options
- Performance-driven optimization techniques
- Understanding the compiler optimization passes
- Common issues and best practices





The PULP GCC toolchain

- Available on GitHub: <u>https://github.com/pulp-platform/pulp-riscv-gnu-toolchain</u>
- The toolchain includes these components:
 - GCC 7.1.1
 - o Binutils 2.28
 - Newlib 2.5.0
 - o Glibc 2.26
 - o DejaGNU 1.5.3
- Integration with the PULP SDK by means of an environment variable
 Set the PULP_RISCV_GCC_TOOLCHAIN variable to the install folder (i.e., the parent of the bin folder)





Outline

- Introduction to the PULP GCC toolchain
- Downloading and building the toolchain
- RISC-V and PULP compiler options
- Performance-driven optimization techniques
- Understanding the compiler optimization passes
- Common issues and best practices





Downloading and building the toolchain

- Instructions are available at: <u>https://github.com/pulp-platform/pulp-riscv-gnu-toolchain</u>
- Steps to build the toolchain:
- 1. Install required packages for Ubuntu or Centos
- 2. Clone the repository and all submodules: git clone --recursive <u>https://github.com/pulp-platform/pulp-riscv-gnu-toolchain</u>
- 3. Configure: ./configure --prefix=<INSTALL_DIR> --with-arch=rv32imc --with-cmodel=medlow --enable-multilib
- 4. Add the bin directory to the path variable: export PATH=<INSTALL_DIR>/bin:\$PATH
- 5. Build the toolchain: make





Libraries

- GCC low-level runtime library (libgcc)
 - Handle arithmetic operations that the target processor cannot perform directly (e.g., floating-point emulation)
 - o Location:

<INSTALL_DIR>/lib/gcc/riscv32-unknown-elf/7.1.1/rv32imfcxpulpv2/ilp32

- Newlib is a C standard library implementation intended for use on embedded systems
 - o Includes several components (libc, libm, ...)
 - o Location:
 - <INSTALL_DIR>/riscv32-unknown-elf/lib/rv32imfcxpulpv2/ilp32
- The building two described in the previous slide generates several variants of these libraries, corresponding to different architectures and ABIs



Outline

- Introduction to the PULP GCC toolchain
- Downloading and building the toolchain
- RISC-V and PULP compiler options
- Performance-driven optimization techniques
- Understanding the compiler optimization passes
- Common issues and best practices



ETHzürich



RISC-V compiler options

- -march=ISA-string
 Generate code for given RISC-V ISA
- -mabi=ABI-string

Specify integer and floating point calling convention

-mtune=processor-string

Optimize the output for the given microarchitecture name

-mcmodel=medlow

Generate code for the medium-low code model (default). The program and its statically defined symbols must lie within a single 2 GiB address range and must lie between absolute addresses -2 GiB and +2 GiB. Programs can be statically or dynamically linked

-mcmodel=medany

Generate code for the medium-any code model. The program and its statically defined symbols must be within any single 2 GiB address range.

Programs can be statically or dynamically linked

PULP compiler options (1/2)

-mPE=num

Set the number of Pes in the PULP cluster

-mFC=0/1

0: without FC, 1: with FC

- -mL2=size
 Set L2 size
- -mL1Cl=size Set cluster L1 size

-mnopostmod

Disable post modification support for pointer arithmetic

-mnoindregreg

Disable load/store with register offset for pointer arithmetic

-mnovect

Disable the support to packed-SIMD instructions

PULP compiler options (2/2)

-mnohwloop
 Disable the hardware loop support

-mhwloopmin=num

Minimum numbwe of instructiona in hardware loops (default is 2)

-mhwloopalign

Force memory alignment of hardware loops

Other options to disable specific instructions: -mnomac, -mnopartmac, -mnominmax, -mnoabs, -mnobitop, -mnosext, -mnoclip, -mnoaddsubnormround, -mnomulmacnormround, -mnoshufflepack



Outline

- Introduction to the PULP GCC toolchain
- Downloading and building the toolchain
- RISC-V and PULP compiler options
- Performance-driven optimization techniques
- Understanding the compiler optimization passes
- Common issues and best practices





Case study: Matrix multiplication v1.0

Time complexity $\rightarrow \mathcal{O}(M \cdot N \cdot K)$

```
void matmul(int * restrict A, int * restrict B, int * restrict C) {
  for (int i = 0; i < M; i++) {
    for (int j = 0; j < N; j++) {
      C[i*N+j] = 0;
      for (int k = 0; k < K; k++) {
         C[i*N+j] += A[i*K+k] * B[k*N+j];
      } //k
   }//j
  }//i
           Elementary operation \rightarrow multiply-and-accumulate (MAC)
           Space complexity \rightarrow \mathcal{O}(M \cdot N)
```

Deriving an ideal model

- How many machine operations are required to complete an elementary operation?
 - To answer this question, we need to define a *machine model*
 - Our reference machine: a **RI5CY core**
- Different ideal models:
 - 1 elementary operation == 2 lw + 1 MAC + 1 sw \rightarrow M*N*K *4
 - 1 elementary operation == 2 lw + 1 MAC + (1/K) sw \rightarrow M*N*K *3 + N*M

 To derive the best model, we need a good understanding at assembly level

Assembly v1.0 (-march=rv32imcXpulpv2)

Kernel parameters of v1.0 are NOT function parameters

#define M 50 #define N 50 #define K 30

	1c008
	1c008
	1c008
\mathbf{O}	1c008
	1c008
	1c008
: 7	1c008
N	1c008
	1c008
TER STU	1c008
	•••
	•••

•••

1c0086ea:	0168407b
1c0086ee:	41ce87b3
1c0086f2:	17f1
1c0086f4:	8389
1c0086f6:	0008a22b
1c0086fa:	861a
1c0086fc:	86f2
1c0086fe:	4701
1c008700:	0785
1c008702:	0067c0fb
1c008706:	0046a50b
1c00870a:	0c86258b
1c00870e:	42b50733
1c008712:	fee8ae23
1c008716:	0311

lp.setu	p x0,a6,1c008716
sub	a5,t4,t3
addi	a5,a5,-4
srli	a5,a5,0x2
p.sw	zero,4(a7!)
mv	a2,t1
mv	a3,t3
li	a4,0
addi	a5,a5,1
lp.setu	p x1,a5,1c00870e
p.lw	a0,4(a3!)
p.lw	a1,200(a2!)
p.mac	a4,a0,a1
SW	a4,-4(a7)
addi	t1,t1,4

hardware loops (id, iterations, end) to remove branch overhead

address pre/post-increment to optimize memory access with regular patterns



Performance Counters

- Performance counters a set of special-purpose registers built into a core to count hardware-related events with *high precision* and *low overhead*
 - Execution cycles
 - Instructions
 - Active cycles
 - External loads
 - TCDM contentions
 - Load stalls

ETH Zürich

- I-cache misses
- FPU contentions/dependencies/write-back stalls

Using the performance counters

INIT STATS(); 1. Declare variables

```
for(int i=0; i<M*K; i++) A[i] = 1;</pre>
```

for(int i=0; i<K*N; i++) B[i] = 1;</pre>

BEGIN_STATS_LOOP(); 2. Repeat measures in a loop

2b. Add code to re-init data at each measuring iteration (if needed!)

START_STATS () ; 3. Start measuring

```
matmul(A, B, C, M, N, K);
```

STOP_STATS(); 4. Pause measuring (accumulate into variables)

March 24th, 2021

END_STATS_LOOP(); 5. End of measuring loop

Real values VS ideal model

- Algorithm setup: M=50, N=50, K=10..50
- Target platform: PULP-Open on FPGA target



March 24th, 2021

ETH zürich

Anomaly #1

- Comparing K=10 to K=20
 - The number of instructions executed when K=10 is less than half. This is good, but why?
 - And what about the I-cache misses?

<u>V1.0, M=50, N=50, K=10</u>

[0] cycles = 80778
[0] instr = 53326
[0] active cycles = 80778
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 25000
[0] imiss = 2449

<u>V1.0, M=50, N=50, K=20</u>

[0] cycles = 227970 [0] instr = 177869 [0] active cycles = 227970 [0] ext load = 0 [0] TCDM cont = 0 [0] Id stall = 50000 [0] imiss = 0



...

ETH zürich

Assembly (v1.0 M=50 N=50 K=10)

•••				
1c0080f6:	02a6c0fb	lp.setup	>	x1,a3,1c00814a
1c0080fa:	0047278b	p.lw	a5,	4(a4!)
1c0080fe:	02f287b3	mul	a5,	t0,a5
1c008102:	0c472983	lw	s3,	196(a4)
1c008106:	433f87b3	p.mac	a5,	t6,s3
1c00810a:	18c72983	lw	s3,	396(a4)
1c00810e:	433f07b3	p.mac	a5,	t5,s3
1c008112:	25472983	lw	s3,	596(a4)
1c008116:	433e87b3	p.mac	a5,	t4,s3
1c00811a:	31c72983	lw	s3,	796(a4)
1c00811e:	433e07b3	p.mac	a5,	t3,s3
1c008122:	3e472983	lw	s3,	996(a4)
1c008126:	433307b3	p.mac	a5,	t1,s3
1c00812a:	4ac72983	lw	s3,	1196(a4)
1c00812e:	433887b3	p.mac	a5,	a7,s3
1c008132:	57472983	lw	s3,	1396(a4)
1c008136:	433807b3	p.mac	a5,	a6,s3
1c00813a:	63c72983	lw	s3,	1596(a4)
1c00813e:	433507b3	p.mac	a5,	a0,s3
1c008142:	70472983	lw	s3,	1796(a4)
1c008146:	433587b3	p.mac	a5,	a1,s3
1c00814a:	00f6222b	p.sw	a5,	4(a2!)

The loop start is not aligned → We have a cache penalty in the RI5CY core

The inner loop is totally unrolled → There is no loop overhead, we save 50*50*9=22500 instructions!



Removing anomaly #1

 In this case, we can remove the I\$ misses using the -mhwloopalign flag

<u>V1.0, M=50, N=50, K=10</u>

[0] cycles = 80778
[0] instr = 53326
[0] active cycles = 80778
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 25000
[0] imiss = 2449

V1.0, M=50, N=50, K=10 -mhwloopalign

[0] cycles = 78330[0] instr = 53327[0] active cycles = 78330[0] ext load = 0 [0] TCDM cont = 0 [0] Id stall = 25000[0] imiss = 0



Anomaly #2

Comparing K=40 to K=50

- The number of cycles executed when K=50 is higher than expected
- I-cache misses are very high

<u>V1.0, M=50, N=50, K=40</u>

[0] cycles = 427970
[0] instr = 327869
[0] active cycles = 427970
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 100000
[0] imiss = 0

<u>V1.0, M=50, N=50, K=50</u>

[0] cycles = 554784

[0] instr = 403024
[0] active cycles = 554784
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 125000
[0] imiss = 127114



Removing anomaly #2

 Again, we can remove the I\$ misses using the -mhwloopalign flag

<u>V1.0, M=50, N=50, K=50</u>

[0] cycles = 554784
[0] instr = 403024
[0] active cycles = 554784
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 125000
[0] imiss = 127114

V1.0, M=50, N=50, K=50 -mhwloopalign

[0] cycles = 543175 [0] instr = 403074 [0] active cycles = 543175 [0] ext load = 0 [0] TCDM cont = 0 [0] Id stall = 125000 [0] imiss = 7300

Removing stalls

- Load stalls are the major source of overhead in the version 1.0 of the kernel
- These stalls are due to the latency of memory accesses → a RI5CY core requires 1 additional cycle to access its local memory

March 24th, 202

lp.setup x1,a5,1c0080ec
p.lw a0,4(a3!)

- p.lw a1,200(a2!)
- p.mac a4,a0,a1



Solution: apply manual loop unrolling

Matrix multiplication v2.0

void matmul(int * restrict A, int * restrict B, int * restrict C) { for (int i = 0; i < M; i++) { for (int j = 0; j < N; j++) { C[i*N+j] = 0;for (int k = 0; k < K; k+=2) { int A1 = A[i*K+k], A2 = A[i*K+k+1];int B1 = B[k*N+j], B2 = B[(k+1)*N+j]; asm volatile(""::::"memory"); C[i*N+j] += A1 * B1; Memory barrier \rightarrow C[i*N+j] += A2 * B2;Inhibits compiler reordering of memory accesses } //k }//j }//i

Measuring performance of v2.0

We have not removed all the stalls. Why?

V2.0, M=50, N=50, K=10

[0] cycles = 78329
[0] instr = 53326
[0] active cycles = 78329
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 25000
[0] imiss = 0

<u>V2.0, M=50, N=50, K=20</u>

[0] cycles = 266789
[0] instr = 194139
[0] active cycles = 266789
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 72500
[0] imiss = 49

ETH zürich



Assembly v2.0 (M=50 N=50 K=50)

 Loop unrolling with the addition of a memory barrier introduced an unexpected behavior

•	lp.setup	x1,a4,1c008748 <matmu< th=""><th colspan="4">8748 <matmul.constprop.0+0xa8></matmul.constprop.0+0xa8></th></matmu<>	8748 <matmul.constprop.0+0xa8></matmul.constprop.0+0xa8>			
•	1c00872c:	00862a8b	p.lw	s5,8(a2!)		
	1c008730:	0085230ъ	p.lw	t1,8(a0!)		
	1c008734:	1905aa0b	p.lw	s4,400(a1!)		
	1c008738:	1908288b	p.lw	a7,400(a6!)		
	1c00873c:	ffc6a783	lw	Load stall a5,-4(a3)		
.	1c008740:	434a87b3	p.mac	a5,s5,s4		
	1c008744:	431307b3	p.mac	a5,t1,a7		
DIORUM	1c008748:		₩riting b <i>ā</i> ck⁻to ⁽ πীèmory In the inner loop			

Matrix multiplication v3.0

void matmul(int * restrict A, int * restrict B, int * restrict C) { for (int i = 0; i < M; i++) { for (int j = 0; j < N; j++) { int val = 0;for (int k = 0; k < K; k+=2) { int A1 = A[i*K+k], A2 = A[i*K+k+1];int B1 = B[k*N+j], B2 = B[(k+1)*N+j]; asm volatile(""::::"memory"); val += A1 * B1; **val** += A2 * B2; } //k C[i*N+j] = val;}//j }//i



P D

Experimental results

There is an anomaly at K=30, but we are not able to remove it → the compiler is performing some kind of unrolling...



EHZUrich

Outline

- Introduction to the PULP GCC toolchain
- Downloading and building the toolchain
- RISC-V and PULP compiler options
- ETHzürich Performance-driven optimization techniques
 - Understanding the compiler optimization passes
 - Common issues and best practices





Optimization passes

 Optimization pass: an algorithm that transforms a code to produce a <u>semantically equivalent</u> code that uses fewer resources and/or executes faster

- Each optimization level is an <u>ordered list</u> of optimization passes
- To get the list of applied optimization passes:
 - riscv32-unknown-elf-gcc -Q -O2 -v --help=optimizers
 - Add -fdump-passes to the compiler parameters (or to CFLAGS Makefile variable)
- Adding/removing optimization passes:
 - To add an optimization pass: -fpassname
 - To remove an optimization pass: -fno-passname
 - Reference: https://gcc.gnu.org/onlinedocs/gcc/Optimize-Options.html

From O3 to O2 (and back)

- Suppose to remove from an O3 compilation line all the optimization passes added w.r.t.
 O2. Are we executing using O2 optimization level?
- The answer is... NO!!!
- Some optimization options that depend on the optimization level are not tunable with command line parameters

Useful flags (1/2)

-mno-memcpy

Disable the automatic use of memcpy and allows the compiler to inline constant-sized copies

-fno-tree-vectorize

Disables code transformations for automatic vectorization

-fno-tree-loop-distribution -fno-tree-loop-distribute-patterns
 Disable the splitting of the loop workload into multiple adjacent loops
 (preliminary step for automatic vectorization and parallelization)





Useful flags (2/2)

-fno-tree-ch

Disables loop header copying on trees

-fno-tree-loop-im

Disables loop invariant motion on trees of complex instructions

-fno-unswitch-loops

Avoids to move branches with loop invariant conditions out of the loop, with duplicates of the loop on both branches (modified according to result of the condition)

Applying compiler optimization at fine grain

• In GCC we can restrict optimization parameters to single functions using this syntax:

```
#pragma GCC push_options
#pragma GCC optimize ("-02")
```

```
void kernel(...){
```

. . .

```
}
```

```
#pragma GCC pop_options
```

 This technique can be used to change the optimization level but also to enable/disable specific passes using flags (see previous slides)



ETH zürich



A solution to the anomaly in code v3.0

- We found an anomaly in the code for K=30
- We can try to apply the optimizations flags in the previous slides
- Final solution: we can force O2 optimization level for the kernel since this anomaly is related to a hidden parameter that is not tunable at command line







Experimental results v3.0 (fixed)




Outline

- Introduction to the PULP GCC toolchain
- Downloading and building the toolchain
- RISC-V and PULP compiler options
- Performance-driven optimization techniques
- Understanding the compiler optimization passes
- Common issues and best practices



ETHzürich



Issue #1: Moving from constants to parameters

To make our code really parametric, we will probably change the function signature as follows:

 However, if we test this function with constant parameters, the compiler will apply constant propagation deriving a version of the function equivalent to the previous one

March 24th. 202

To avoid this problem, we can invoke the function passing volatile variables: volatile int m = M; volatile int n = N; volatile int k = K; matmul(A, B, C, m, n, k);

Matrix multiplication v4.0

for (int i = 0; i < M1; i++) {

for (int j = 0; j < N1; j++) {</pre>

int val = 0;

for (int k = 0; k < K1; k+=2) {

int A1 = A[i*K1+k], A2 = A[i*K1+k+1];

int B1 = B[k*N1+j], B2 = B[(k+1)*N1+j];

asm volatile(""::::"memory");

val += A1 * B1;

```
val += A2 * B2;
```

} //k

C[i*N1+j] = val;

}//j }//i

ETHZürich





Experimental results v4.0



ETHZürich

Κ v1.0 623109 437120

March 24th, 2021

Performance counters v4.0

Looking at the performance counters, there is no clear anomaly...

V4.0, M=50, N=50, K=10

[0] cycles = 115849
[0] instr = 115696
[0] active cycles = 115849
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 0
[0] imiss = 49

ETH zürich

V4.0, M=50, N=50, K=20

[0] cycles = 190851
[0] instr = 190698
[0] active cycles = 190851
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 0
[0] imiss = 49

<u>V4.0, M=50, N=50, K=30</u>

[0] cycles = 265851
[0] instr = 265698
[0] active cycles = 265851
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 0
[0] imiss = 49

Assembly v4.0

1c008100: 1c008104: 1c008106: 1c00810a: 1c00810e: 1c008110: 1c008114: 1c008116: 1c00811a: 1c00811c: 1c00811e: 1c008120: 1c008122: 1c008124: 1c008128: 1c00812c: 1c008130: 1c008134: 1c008138: 1c00813c: 1c008140: 1c008144:

üric

. . .

024fc07b 4781 02c05f63 fff60713 8305 00160313 4e09 00590833 85a2 8896 86a6 4781 0705 05c34563 00c740fb 0086af0b 0085ae0b 2188fe8b 2188730b 43df07b3 426e07b3 00f3a22b

lp.setup	x0,t	6,1c008148
li	a5,0	
blez	a2,1c008144	
addi	a4,a2,-1	
srli	a4,a4,0x1	
addi	t1,a2,1	
1i	t3,2	12 instruc
add	a6,s2,t0	Dropohool
mv	al,s0	Branches!
mv	a7,t0	
mv	a3,s1	
li	a5,0	
addi	a4,a4,1	
blt	t1,t3,1c0081	бе
lp.setup	o x1,a	4,1c008140
p.lw	t5,8(a3!)	
p.lw	t3,8(a1!)	
p.lw	t4,s8(a7!)	
p.lw	t1,s8(a6!)	
p.mac	a5,t5,t4	
p.mac	a5,t3,t1	
p.sw	a5,4(t2!)	

12 instructions (+4) Branches!!!???

How to fix v4.0

- The compiler must be sure that a cycle is executed at least once
 - This is simple with constant loop bounds...
 - But it is not obvious with variables!

- Solution: use a **do...while** construct
 - This enforces the «at least once» execution semantic



ETH zürich



Matrix multiplication v5.0

```
void matmul(int * restrict A, int * restrict B, int * restrict C,
            int M1, int N1, int K1) {
  int i = 0;
  do
  {
    int j = 0;
    do
      int val = 0;
      int k = 0;
      do
         int A1 = A[i*K1+k], A2 = A[i*K1+k+1];
         int B1 = B[k*N1+j], B2 = B[(k+1)*N1+j];
        asm volatile(""::::"memory");
        val += A1 * B1;
       val += A2 * B2;
     k += 2;
     } while (k < K1);
     C[i*N1+j] = val;
     j++;
    } while (j < N1);
    i++;
  } while (i < M1);
```

March 24th, 2021

ETHZürich

Assembly v5.0

ec
~ ^
E0
E4
E6
fa
fc
00
02
04
06
80
Da
)e
10
14
18
lc
20
24
28
2c

. . .

0223c07b
fff60713
8305
00160e13
4e 89
00598833
86a6
8896
834a
4781
0705
05de4563
0001
00c740fb
00832f8b
0086ae8b
2188ff0b
21887e0b
43ef87b3
43ce87b3
00f4222b

lp.setu	p x0,t2,1c008130
addi	a4,a2,-1
srli	a4,a4,0x1
addi	t3,a2,1
li	t4,2
add	a6,s3,t0
mv	a3,s1 -1 branch + 1 nop!!!
mv	a7,t0
mv	t1,s2
li	a5,0
addi	a4,a4,1
blt	t3,t4,1c008154 <matmul.constprop.0+0xb4></matmul.constprop.0+0xb4>
nop	
lp.setu	p x1,a4,1c008128
p.lw	t6,8(t1!)
p.lw	t4,8(a3!)
p.lw	t5,s8(a7!)
p.lw	t3,s8(a6!)
p.mac	a5,t6,t5
p.mac	a5,t4,t3
p.sw	a5,4(s0!)

March 24th, 2021

Fixes to v5.0

Whenever it is possible, set loop steps to 1

Try to move algebraic computations to outer loops (i.e., array indexes)





Matrix multiplication v6.0

```
void matmul(int * restrict A, int * restrict B, int * restrict C,
                    int M1, int N1, int K1) {
         int idx A1 = 0, idx A2 = 1;
         int i = 0;
         do
          {
           int j = 0;
           do
             int idx B1 = j, idx B2 = N1+j;
             int val = 0;
             int k = 0;
ETHZürich
             do
                int A1 = A[idx A1+2*k], A2 = A[idx A2+2*k];
                int B1 = B[idx B1], B2 = B[idx B2];
                idx B1 += N1; idx B2 += N1;
                asm volatile(""::::"memory");
                val += A1 * B1;
                val += A2 * B2;
                k++;
             } while (k < K1/2);</pre>
             C[i*N1+j] = val;
             j++;
           } while (j < N1);
           idx A1 += K1; idx A2 += K1;
           i++;
          } while (i < M1);
```

March 24th, 2021

Assembly v6.0

	•••
	1c0084b4:
	1c0084b8:
	1c0084ba:
	1c0084be:
	1c0084c0:
	1c0084c2:
	1c0084c4:
	1c0084c6:
	1c0084ca:
4	1c0084cc:
\mathbf{G}	1c0084d0:
	1c0084d4:
	1c0084d8:
.)	1c0084dc:
	1c0084e0:
	1c0084e4:
	1c0084e8:
	• • •

. . .

01с5407ь
4f05
00c98eb3
8e32
834a
88a6
4781
05ea6833
0001
00c840fb
0088a38b
00832f8b
213e728b
213eff0b
425387b3
43ef87b3
00f4222b

lp.setu	p x0,a0,1c0084ec	
li	t5,1	
add	t4,s3,a2	
mv	t3,a2	
mv	t1,s2	
mv	a7,s1	
1i	a5,0	
p.max	a6,s4,t5	
nop		
nop lp.setu	p x1,a6,1c0084e4	
	p x1,a6,1c0084e4 t2,8(a7!)	
lp.setu	-	
lp.setu p.lw	t2,8(a7!)	
lp.setu p.lw p.lw	t2,8(a7!) t6,8(t1!)	
lp.setu p.lw p.lw p.lw	t2,8(a7!) t6,8(t1!) t0,s3(t3!)	
lp.setu p.lw p.lw p.lw p.lw p.lw	t2,8(a7!) t6,8(t1!) t0,s3(t3!) t5,s3(t4!)	





Experimental results v6.0



Issue #2: Change the type of iteration variables

Suppose to use uint16_t iteration variables (i, j, k) in v6.0

<u>V6.0, M=50, N=50, K=50</u>

[0] cycles = 425264
[0] instr = 403094
[0] active cycles = 425264
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 0
[0] imiss = 2953

V6.0, M=50, N=50, K=50 (uint16_t vars) [0] cycles = 1100850 [0] instr = 907888 [0] active cycles = 1100850 [0] ext load = 0 [0] TCDM cont = 0 [0] Id stall = 0 [0] imiss = 60049





Assembly (issue #2)

 1c008aee:	0.52-		
	9f3a	add	t5,t5,a4
1c008af0:	43a30e33	-	t3,t1,s10
1c008af4:	0885	addi	a7,a7,1
1c008af6:	1008d8b3	p.exthz	a7,a7
1c008afa:	43980e33	p.mac	t3,a6,s9
1c008afe:	fc98c9e3	blt	a7,s1,1c008ad0 <matmul+0x56></matmul+0x56>
1c008b02:	04098863	beqz	s3,1c008b52 <matmul+0xd8></matmul+0xd8>
1c008b06:	0f0a	slli	t5,t5,0x2
1c008b08:	21e5ff03	p.lw	t5,t5(a1)
1c008b0c:	000aa883	lw	a7,0(s5)
1c008b10:	00590833	add	a6,s2,t0
1c008b14:	080a	slli	a6,a6,0x2
1c008b16:	9f46	add	t5,t5,a7
1c008b18:	9e7a	add	t3,t3,t5
1c008b1a:	0285	addi	t0,t0,1
1c008b1c:	01c66823	p.sw	t3,a6(a2)
1c008b20:	1002d2b3	p.exthz	t0,t0
1c008b24:	f8e2cce3	blt	t0,a4,1c008abc <matmul+0x42></matmul+0x42>
1c008b28:	0a05	addi	s4,s4,1
1c008b2a:	100a5a33	p.exthz	s4,s4
1c008b2e:	943e	add	s0,s0,a5
1c008b30:	9ade	add	s5,s5,s7
1c008b32:	83da	mv	t2,s6
1c008b34:	f6da4fe3	blt	s4,a3,1c008ab2 <matmul+0x38></matmul+0x38>

OF DRUM

51

...

Issue #3: Boundary check on internal loops

Adding a boundary check to the inner loop:

```
if(K1 > 0)
  do // inner loop (3rd level)
  {
```

```
} while(k<K1/2);</pre>
```

<u>V6.0, M=50, N=50, K=50</u>

[0] cycles = 425264
[0] instr = 403094
[0] active cycles = 425264
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 0
[0] imiss = 2953

<u>V6.0, M=50, N=50, K=50</u> (boundary check)

```
[0] cycles = 432949
[0] instr = 413045
[0] active cycles = 432949
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 0
[0] imiss = 695
```

Boundary check on internal loops

- We can move the condition to the outer loops
 - We need to add code for the else case
 - We get the same performance of the previous case

```
if (K1>0)
    do // outer loop (1st level)
    {
        ...
    } while (i < M1);
else
    do
    {
        C[i] = 0;
        i++;
    } while (i < M1*N1);</pre>
```

V6.0, M=50, N=50, K=50 (boundary check)

```
[0] cycles = 425264
[0] instr = 403094
[0] active cycles = 425264
[0] ext load = 0
[0] TCDM cont = 0
[0] Id stall = 0
[0] imiss = 2953
```

Link time optimization (LTO)

 Link Time Optimization (LTO) outputs the GCC internal representation (GIMPLE) into an ELF section of the object file with the aim to optimize compilation units as a single module

- To enable LTO add -flto to both compiler and linker flags
- Options:
 - -flto-partition=Ito1|max|balanced
 - -flto-compression-level=0..9



• When is ok to use LTO? Basically, always!

A checklist to avoid common mistakes

- Remove all warnings (avoid -Wall)
- Double-check the march parameter in the compilation line
- Verify that floating-point arithmetic is used properly
 - Avoid call to emulation routines
 - Use the -mtune flag for better instruction scheduling (experimental)
- Verify data allocation when moving execution from fabric controller to cluster cores
- Apply parallelization techniques to optimized code
 - When the code is really optimized, the speedup could be drastically reduced



