

# DUTCTL: A Flexible Open-Source Framework for Rapid Bring-Up, Characterization, and Remote Operation of Custom-Silicon RISC-V SoCs

Thomas Benz<sup>1</sup>, Paul Scheffler<sup>1</sup>, Jennifer Holborn<sup>1</sup>, Luca Benini<sup>1,2</sup>

<sup>1</sup>Integrated Systems Laboratory, ETH Zurich

<sup>2</sup>Department of Electrical, Electronic, and Information Engineering, University of Bologna




## 1 Motivation

- Industrial silicon testing and characterization uses **automated test equipment (ATE)**<sup>1</sup>
    - Efficient** for large runs, but **expensive**
  - Prototype SoC bring-up** does not need ATEs
    - High SW controllability** through RISC-V debug module<sup>2</sup>
    - Standard IOs**: use COTS adapters and lab equipment
  - However, ATEs provide **coordination and automation**
    - Coordinated** clocking, reset, power supplies, IO
    - Automated** test flows and parameter sweeps
- > **DUTCTL automates rapid and ATE-less bringup, characterization, and remote operation of RISC-V SoCs**



## 2 DUTCTL Architecture


- A **DUTCTL setup** comprises
  - DUTCTL software** running on (remote) workstation
  - IO adapters** (JTAG debugger, UART) over USB
  - Lab instruments** (supplies, signal gens) over Ethernet (**extensible Python library** issuing SCPI<sup>3</sup> commands)




- A **DUTCTL session** automates
  - Instrument configuration** (YAML file)
  - DUT reset** over instrument GPIOs
  - Launching a scripted GDB**<sup>4</sup> session
- During session, the **DUT can control DUTCTL** over UART
  - Record internal, request supply **measurements**
  - Control instruments** for **parametric tests**
- Sequences of sessions enable **sweeps** and full **test flows**

## 3 Example: Characterizing an RV64 SoC

- We use DUTCTL to automate the **bring-up** and **characterization** of an open-source 64-bit RISC-V SoC:



- We set up a 2D (frequency, voltage) sweep, sequencing **832 sessions** to create an **enhanced Schmoos**<sup>5</sup> plot:



## 4 Conclusion

- DUTCTL is an **open-source framework** for **ATE-less bringup and characterization of RISC-V SoCs**
- It is **modular, extensible, and configurable**
- It can be used **remotely, controlled from the DUT, and sequenced** for **sweeps** and full **test flows**



## References

- M. Bushnell and V. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits".
- RISC-V International, "RISC-V External Debug Support Version 0.13.2".
- National Instruments, "Documentation About the SCPI Specification".
- Free Software Foundation, "GDB: The GNU Project Debugger", <https://www.sourceware.org/gdb/>.
- C. P. Womack, "Schmoos Plot Analysis of Coincident-Current Memory Systems" in EC-14 (1965).