

RISC-V Silicon at Scale in Academia: Designing “BIG” Open-Source Chips on



Yichao Zhang¹, Frank K. Gürkaynak¹, Lorenzo Leone¹, Angelo Garofalo², and Luca Benini^{1,2}

¹Integrated Systems Laboratory, ETH Zurich

²Department of Electrical, Electronic, and Information Engineering, University of Bologna

70 + Chip Tapeouts	down to 7nm Advanced Node	up to 432 RISC-V Cores	1 Billion + Transistors	2.5D Chiplet + HBM2E
------------------------------	-------------------------------------	----------------------------------	-----------------------------------	--------------------------------


PULP 14 Years
Parallel Ultra Low Power

The PULP Platform is an open-source ecosystem for energy-efficient RISC-V architecture research, developed by ETH Zürich and the Uni. Bologna.

- Reusable RISC-V IP cores & interconnects
- Scalable many-core clusters (Snitch RV32)
- SoC templates for rapid design bring-up
- 70+ tapeouts across 65 nm to 7 nm

pulp-platform.org
[GitHub](https://github.com)


PULP Platform RISC-V Open-Source Ecosystem Stack



Open Collaboration & Community


Big PULP Chips

University Partners: (and more ...)



Occamy — 12 nm • 2.5D-IC • 432 cores
Dual-chiplet RISC-V + HBM2E, 768 DP-GFLOP/s

Picobello — 7 nm • 144 cores
NoC-based AI accelerator with tensor units



Flamingo — 22 nm • 9 cores
Robotics edge-AI, PCIe + LPDDR4

CARfield — 16 nm • 17 cores
Time-predictable automotive SoC

Chimera — 22 nm • 17 cores
Edge-AI with CIM acceleration

Chip	Node	Key Idea	# Cores	Team FTEs	Design Months
Occamy	12 nm	2.5D Chiplet HPC	432	25	15
Picobello	7 nm	Tensor + NoC AI Accel.	144	12	6
Flamingo	22 nm	Robotics Edge-AI	9	16	16
CARfield	16 nm	Automotive SoC	17	20	8
Chimera	22 nm	CIM AI Accelerator	17	4	3

Make Billion-Transistor Designs Possible for Academic Institutions

<p>Design Reuse</p> <ul style="list-style-type: none"> • Open-source HW/SW ecosystem • 3rd party IPs (HBM, PCIe, LPDDR4) • Verification at scale • Vendor support 	<p>Team Formation</p> <ul style="list-style-type: none"> • 20+ contributors per chip • Student turnover & PhD timelines • Cross-institution coordination • Expertise alignment 	<p>Technology Access</p> <ul style="list-style-type: none"> • Advanced nodes are expensive • Restricted NDA-based access • EDA & IP dependence • Funding from EU/Chips-JU 	<p>Assembly & Packaging</p> <ul style="list-style-type: none"> • MPW for advanced packaging • Prototype-quantity challenges • 2.5D/flip-chip difficulty • Volume-business mismatch
---	---	--	---

**Open Hardware Ecosystem:
More Agility, More Collaboration, More Openness for More Design Complexity**

References

- [1] P. Scheffler et al., "Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System," JSSC, 2025.
- [2] A. Garofalo et al., "A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications," TCAS-II, 2025.
- [3] F. Conti et al., "Open Source Heterogeneous SoCs for AI: The PULP Platform Experience," IEEE SSC Magazine, 2025.