

# The Next Generation RISC-V SoCs for Space Communications

Marco Bertuletti<sup>1,2</sup>, Vincenzo Icolari<sup>2</sup>, Alessandro Vanelli-Coralli<sup>1,2,3</sup>, Luca Benini<sup>1,3</sup>  
<sup>1</sup>IIS, ETH Zurich; <sup>2</sup>Celeste Technologies; <sup>3</sup>University of Bologna

## Requirements of NTN gNB-Processors



Long lifetime → software defined  
 High performance (1ms latency @SCS=15kHz, 600Mbps)  
 Low power consumption



**RISC-V® is the solution!**




ISA-based acceleration

Performance and energy efficiency via ISA-specialization

Architectural transparency, full stack optimizations guided by hardware-software co-design


## Running Celeste's Smart-gNB (1TX-1RX) on the Cheshire SoC:

- ISA-specialization is mandatory (a single RV64GC core is ~270x slower than real-time)
- Significant parallelism (resource-blocks, layers, code-block segments)






## RVV + Scale-OUT!

### Multi-core with large RVV co-processors



### Multi-cluster with lightweight RV32+RVV complexes



<https://github.com/pulp-platform/cheshire>

<https://github.com/pulp-platform/spatz.git>

<https://github.com/pulp-platform/AraXL.git>

RVV L1-Clusters provide better area and Power scaling compared to large RVV co-processors