





PULP and AI Acceleration

Taichip Winter School – Frankfurt a.d. Oder – February 2025

Frank K. Gürkaynak kgf@iis.ee.ethz.ch

PULP Platform Open Source Hardware, the way it should be!



@pulp platform pulp-platform.org 🥠 youtube.com/pulp_platform



What is on the menu today and who is cooking?

- Frank K. Gürkaynak, ETH Zürich
 - Senior scientist in the group of Luca Benini
 - Director of Microelectronics Design Center (dz.ethz.ch)
- Open source and IC Design
 - Active in the open source HW community
 - Community representative on the board of directors of RISC-V
 - Involved in IC Design since 1995
 - Energy efficient processor design
 - Cryptographic Hardware accelerators
- Contact
 - e-mail: kgf@iis.ee.ethz.ch
 - Homepage: https://iis.ee.ethz.ch/~kgf





What is on the menu today

- Brief introduction into how computer architectures evolved
 - How we have addressed the need for ever more computing, what are our issues
- What are the characteristics of (present) AI/ML algorithms
 - Why throwing more and more cores are not helping much
- What is the PULP team doing about it
 - Efficient cores (SIMD, Quantization)
 - Shared memory accelerators (PULP cluster)
 - Scaling to 100s and 1000s of cores (Mempool, Occamy, FlooNoC)
 - Vector processing (Ara, Spatz)
 - Heterogeneous acceleration (Kraken, ITA)





2000s

Emergence of Microprocessors







Viviane Potocnik

2010s

2020s



Intel 4004: First commercially available microprocessor, operating at 740 kHz.





Emergence of Microprocessors





2020s

Intel 4004: First commercially available microprocessor, operating at 740 kHz.Intel 8080/8086: More powerful and set foundation for the x86 architecture.



TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak



Moore's Law (Early Phase)

1970s

1975s

980s

1990s

2000s

2010s

2020s





Lower cost + higher integration: allowed CPUs to move from large mainframes to personal computers.

6

1970s

Basic Pipelining

1975s

980s

1990s

2000s

2010s

2020s



Control Unit

Some early CPUs started using simple pipelines (fetch, decode, execute).

Modest gains but established the principle of **overlapping instruction stages**.



Clock

.







TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

9







1975s

1980s

1990s

2000s

2010s

2020s

The Multicore Era





Relative Single- vs. Dual-Core Performance



A single-core system delivers just a 13% performance boost but consumes 73% more power, while a dual-core setup provides a 73% performance increase with only a 2% rise in power consumption.

TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak 👢

12

If your problem is too big, just throw more cores at it



TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

Weak Scaling

Scaled Speedup for Scaled Problem Sizes



Weak Scaling

Scaled Speedup for Scaled Problem Sizes













Classic Compute



ML



The Era of GenAI: ML is Yesterday's News **Traditional ML**





Foundation Models



Individual siloed models

ETH zürich

- Require task-specific training
- Lots of human supervised training

- Massive multi-tasking model
- Adaptable with little or no training
- Pre-trained unsupervised learning



The Era of GenAI: Scaling Laws



Training compute (FLOPs) of milestone Machine Learning systems over time



GenAl Efficiency: Learning from the Best Hardware



	Weight	Space	Processor Speed	Energy Efficiency
ÊD	3 pounds (1.4 kg)	1/6 basketball (80 cubic inches or 1,300 cm ³)	Up to 1,000,000 trillion operations per second	20 watts
	150 tons	Basketball court (cabinets over 4,350 square feet, or 400 m ²)	93,000 trillion operations per second	10 million watts



ML & AI: The Energy Challenge



The Trend: Accelerators





- Specialized Compute chip for specific workloads
- Today mostly for Machine learning
- GPUs dominate, but even more specialized accelerators are coming

























Looking up to the Leader

NIVERSITÀ DI BOLOGN/

ETH zürich

Dally HotChips 2023

4000.00

10/31/21



Gains from Single-Chip Inference Performance - 1000X in 10 years 4500.00 H100 Number Representation FP8 FP32, FP16, Int8 4000.00 Transformer Eng (TF32, BF16) 3500.00 ~16x . 3000.00 **Complex Instructions** DP4, HMMA, IMMA 2500.00 nt 8 TOPS ~12.5x 2000.00 A100 Process . Structured Sparsity 28nm, 16nm, 7nm, 5nm 1500.00 1248.00 ~2.5x IMMA HMMA Int8 Tensor 1000.00 Tensor Cores FP16 Sparsity Cores DP44 Scalar FP32 ~2x 500.00 V100 261.00 K20X M40 125.00 21.20 3.94 6.84 0.00 Model efficiency has also 8/14/13 2/4/19 4/1/12 12/27/14 5/10/16 9/22/17 6/18/20 improved - overall gain > 1000x

3/15/23

TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak31

Team of 100 people in ETH Zürich – University of Bologna

Research on open-source energy-efficient computing





Our research focus: cluster-based many-core accelerators



Multiple Scales of acceleration

Extensions to processor cores

- Explore new extensions
- Efficient implementations

Shared-memory Accelerators

- Domain specific
- Local memory

Multiple Decoupled Accelerators

- Communication
- Synchronization

High-speed on-chip interconnect (NoC, AXI, other..)



RISC-V is a key enabler → max agility, enabling SW build-up, without vendor lock-in





PULP creates a toolbox for efficient architectures



TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

We make everything (we can) available openly

- All our development is on GitHub using a permissive license
 - HDL source code, testbenches, software development kit, virtual platform

<u>https://github.com/pulp-platform</u>

• Allows anyone to use, change, and make products without restrictions.



IVERSITÀ DI BOLOGNA

ETH zürich

Heterogeneous Research Platform (HERO)

HERO is an FPGA-based research platform that enables accurate and fast exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU. Currently, 32-bit RISC-V cores are supported in the accelerator and 64-bit ARMv8 or RISC-V cores as host CPU. HERO allows to seamlessly share data between host and accelerator through a unified heterogeneous programming interface based on OpenMP 4.5 and a mixed-data-model, mixed-ISA heterogeneous compiler based on LLVM.

HERO's hardware architecture, shown below, combines a general-purpose host CPU (in the upper left corner) with a domain-specific programmable many-core accelerator (on the right side) so that data in the main memory (in the lower left corner) can be shared effectively.





RISC-V the open ISA



- Originally developed at UC Berkeley as part of a class
- Open ISA managed by RISC-V international since 2015
 - ETH Zürich is a founding member (currently Frank is in the Board of Directors)
 - Headquarters officially in Zurich
- Simple Base ISA (RV32 / RV64 / RV128)
 - Extensions to cover many aspects (vector, matrix..)

Open development

- Technical working groups where members discuss and propose new extensions
- Public review and comments, ratified by the Board of Directors

Allows processors to be designed and extended easily

• While allowing a common SW infrastructure to be built around it.


$\mathbb{R} = \mathbb{R} = \mathbb{R} = \mathbb{R} + \mathbb{R}$ a free ISA to build SoA computer systems



• It is FREE

- Everybody can build, sell, and make RISC-V cores available
- The description is **FREE**, implementations can be FREE or proprietary
- It is a modern design, no historical baggage
 - Some common ISAs (ARM, Intel..) have been around for 20+ years Newer implementations, still need to be compatible to older designs.
 - RISC-V benefited form the mistakes made by others, cleaner design
 - Major design decisions have been properly motivated and explained
- Reserved space for extensions, modular
- Open standard, you can help decide how it is developed



Are 🛃 RISC-V processors better than XYZ?

- Actual performance depends on the implementation
 - RISC-V does not specify implementation details (on purpose)
- It is a modern design, should deliver comparable performance
 - If implemented well, it should perform as good as other modern ISA implementations
 - In our experiments, we see no weaknesses when compared to other ISAs
 - It also is not magically 2x better
- High-end processor performance is not much about ISA
 - Implementation details like technology capabilities, memory hierarchy, pipelining, and power management are more important.



Exposing Quantization to SW: ISA Extensions

- RISC-V has Reserved opcodes for standard extensions
- Rest of opcodes free for custom implementations
- Custom extensions can be standardized
 - Standard extensions will be frozen/not change in the future

inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]								(> 32b)
00	LOAD	LOAD-FP	custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/rv128	48b
11	BRANCH	JALR	reserved	JAL	SYSTEM	reserved	custom- $3/rv128$	$\geq 80b$

Extensibility is fundamental in the RISC-V ISA!





³⁹39

Achieving ~100% dotp Unit Utilization

ETH zürich





Next: Sub-byte precision

P

SoA Quantization Results

ETH zürich



Quantizazion of a MobilenetV1_224_1.0 (*)

Quantization Method	Top1 Accuracy			Weight Memory Footprint				
Full-Precision	70.9%		16.27 MB					
INT-8	70.1%			0.8%	4.06 MB	,		4x
INT-4	66.46%			4.4%	2.35 MB		7x	
Mixed-Precision	68%			2.9%	2.09 MB		8x	

Courtesy of Rusci M. «Example on MobilenetV1_224_1.0.»C

Mixed-precision approach key to meet the memory constraints of tiny devices

Quantized Neural Networks (QNNs) are a natural target for execution on constrained extreme edge platforms.

(*) Rusci M. et al., Memory-Driven Mixed Low Precision Quantization For Enabling Deep Network Inference On Microcontrollers. . arXiv preprint arXiv:1905.13082.

TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

Processor HW Extension



• Goal

 HW support for mixedprecision SIMD instructions;

Challenge

- Enormous number of instructions to be encoded in the ISA;
- Solution
 - Status-based execution.





Virtual SIMD Instructions

- Encode operation as a virtual SIMD in the ISA (e.g. sdotsp.v)
- Format specified at runtime by a Control Register (e.g. 4x4)
- 180→18 Instructions needed for SIMD DOTP
- Potential to avoid code replication for different formats
- Tiny Overhead on QNN for Switching format
 - Format switch not frequent in DNN, e.g. every layer.

in metally	Community.	Automatic State	prantick :	acounty A	profession (
puteto b	aviddap.b	pical and page 16	pv adotas la	evalution	produtence
py antip.o.	avidotag A	peditosp.m	py:sdotsa.e	pradatan a	-picpdofusgen
ow supple .	gyudotup (pa datura a	pv adotas c	avidatus:	pe solotesa c
py Empire4x2	avatorag mila2	pv.800.02.m4e2	pyadotsa si4x1	pysteture4d	pesdotusp.m4xI
pa dette reliti	av dotug mBx2	pa dating mBa2	paisdotsa wilka?	py pdotap.m8x2	Dennitities
ou sinte maria	av dotage mBa4	pedman edeal	pv sdobus mile4	avadatus mēst	pe solutione Bed
In data mildel	pv.dotup.m16v8	pedatus milital	pradotus miñel	svanstap.wlfe8	peradotana rediñal
on sinter without	avidota a militira	pudmap million	penditus rilfe4	avaiate milited	pendotemwillion
ow status on 1 Aug	py dotup m16x2	podman.w10x2	pv adobus milita?	availation milled	prahtauredés2
In other works	output the second	an designer in	diversion with	diameter in	da admantest
ON PETERSCH	uv.dotup.sc.ti	pr. #map.sc.b	py adotsa.st.b	avairetup ac.b	periodularitation in
on detup sc.r.	av dotug se r	IN STREET, ST.C.	pvisdolsa sc.c	py setup ac c	publication of
De datos so a	avidotup ac o	pe data space	presidota scin	ovidentian se m	gre scholasse sein
ov deteo ac m4x2	Edents at statute	peditors screwich	pv selectes st mits?	Dy administration of a 2	pe adote an an inde2
In fitte scalad	Edimation and	pedetapaciesta	py.sdobia.sc.m8x2	available or edul	px.sdotesp.sc.min2
In fitte at +344	av dotap ac mBel	10.0000000008844	pv additus at milli 4	available to reduit	pendotuman.m8+4
pe demonstrations	av.dotse.sc.m36k8	padetapatentist	pay adotage and weblinds	available to million	Beldotespacedies8
on string an orthog	av.dotup.sc/#08+4	partition an initial	pyadohu at mids4	Evidence of million	pendotone ne vités 4
De detenar möhelt	Evidence strated	padman ar relieved	Exiter 24 textoleting	DV380103CAUGAL	pe adotenpear wilds?
in the second second	Water B.	A GALLER AND	al bronn sech	Delater of A	as almenta a
ph dette act b	av dota p. sci in	padman ari h	gy adolan at h	BY SERVICE BOOK	ps adotage so b
py sister and a	pudotupati e	perintering set a	py address set a	available to be	pradministric
on dette act in	Investment and an	paditup sin	ovadoba sci P	overlated as in the	pradotestatio
on Peterson red-2	Performance Million Avail	py among sci m442	ovadotsa set estad	production in 1 and all	Depidoteurori-wiled
Collected and a	middag at mits2	THE DECEMBER OF THE PARTY OF TH	pvindotan art milital	DV SCHOOL MAN	prodotest sci.wBall
py antip sp. ma-4	pyatotag att m844	py. aut.op.aci.mi8+4	py stots sti wiles	myadministizeliselet	prodotysportimere
on detto oli velificati	periotup ati mildall	Bedine in enters	pvisdolsa sti svilive	avadutas solution	BAREW.INCOMPONIE
In sinta an intigat	avidotas aci m16a4	perdettatu aci erlifest	president and mit set	mehdenan acimited	pa selotospisti a 1844
De datas an estada	av dotag act m1842	padman ari mifial	pradona sui mili-si	Designation and states of the local division	feritotatutei milital
the second s	and the second se				

pv.dotsp.v pv.dotsp.sc.v pv.dotsp.sci.v pv.dotup.v pv.dotup.sci.v pv.dotup.sci.v pv.dotusp.v pv.dotusp.sc.v pv.dotusp.sci.v pv.sdotsp.v pv.sdotsp.sc.v pv.sdotsp.sci.v pv.sdotup.v pv.sdotup.sc.v pv.sdotup.sci.v pv.sdotusp.sc.v pv.sdotusp.sci





43**43**



8-Cores x Cluster + XpulpNN + M&L (22nm)





Parallel, Ultra-Low Power (PULP) PE Cluster

- As VDD decreases, operating speed decreases
- However efficiency increases → more work done per Joule
- Run parallel to get performance and efficiency!

AI is parallel and scales More parallel with NN size





Let's design a cluster with multiple (4-16) RISC-V cores







TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

Low-Latency shared Tightly Coupled Data Memory

- Parallel memory access with low contention
 - Multi-banked, addressinterleaved L1
- Fast interconnect with physical design awareness
 - Logarithmic depth of combinational switchboxes



Trade-off between memory size and latency



DMA based, non-blocking mem copy with fast sync.





~15x latency and energy reduction for a barrier

[Glaser TPDS20]

48

Shared instruction cache with private "loop buffer"

- Two-level instruction cache
 - Private (P) + Shared (S)
- Most instrunctions fetched form Private Instruction Cache
 - Low fetch energy
- Shared instruction cache to augment capacity
 - Reduces miss latency

ETH zürich





Host for sequential, I/O + Data-Parallel Accelerator Cluster Tightly Coupled Data Memory BF=2 Ext. Mem Mem Mem Mem Mem Mem Cont L2 HW interconnect Mem DMA Mem Mem Mem SYNC Mem Logarithmic Interconnect **RISC-V** core **RISC-V RISC-V RISC-V RISC-V** core core core core I/0 **I\$-S** 1\$ 1\$ 1\$ 1\$ OTED

https://github.com/pulp-platform/pulp

.ak

Combining ISA extension + Efficient parallel execution

- 8-bit convolution
 - Open source DNN library
- 10x through xPULP
 - Extensions bring real speedup
- Near-linear speedup
 - Scales well for regular workloads
- 75x overall gain
- 7-8 GMACs
 - 250MHz
 - 4 MAC/Cycle (8bit)

More GOPS, less power



What's next? Tightly-coupled accelerators



Acceleration with flexibility: zero-copy HW-SW cooperation

Kraken: 22FDX SoC, Multiple Heterogeneous Accelerators

~ ~ ~ ~

The *Kraken*: an "Extreme Edge" Brain

• RISC-V Cluster

8 Compute cores +1 DMA core

• CUTIE

Dense ternary-neural-network accelerator

 SNE
 Energy-proportional spikingneural-network accelerator

•		3000 μm				
		REDERERRER	RMARAR	Technology	22 nm FDSOI	
1.4		Clu	uster	Chip Area	9 mm ²	
	SoC Dor	nain Do (PU	Domain (PULPO)	SRAM SoC	1 MiB	
		The		SRAM Cluster	128 KiB	
u Hu	MALO.	U A		VDD range	0.55 V - 0.8 V	
300				Cluster Freq	~370 MHz	
	SNE	CUTIE	Di Manuro 2. Sedicion m Prosaci	SNE Freq	~250 MHz	
	West	The Standard C	en Witzelferer Arsf.Afgereiter Freisenstereiter	CUTIE Freq	~140 MHz	
		Martine Ru	inflanczani Distransker			



CUTIE: Perception from Frame Sensors



Output channel compute unit (OCU)

- **Completely Unrolled Ternary Neural Inference Engine**: K × K window, all input channels, cycle-by-cycle sliding
- One Output Compute Unit (OCU) computes one output activation per cycle!
- Zeros in weights and activations, spatial smoothness of activations reduce switching activity

Aggressive quantization and full specialization

ETH zürich



Kraken's CUTIE Implementation

- Data in 1.6 bits (Ternary value) with
 On-the-fly Compression/Decompression
- Configuration in Kraken
 - 96 channels (Output compute units)
 - 3 × 3 kernels
 - 64 × 64 pixels feature maps (158 KiB)
 - 9 layers of weights (117 KiB)
- Lots of TMAC/cycle
 - 96 OCUs, 96 Input channels, 3 × 3 kernels:
 - 96 × 96 × 3 × 3 = 82'944 Ternary-MAC/cycle



1fJ/MAC (1POP/s/W) Ternary OPS





SNE: Perception on Event Sensors

Event Sensors – DVS camera Ultra-low latency Energy- proportional interface



Spiking Neural Engine (SNE)



Leaky Integrate & Fire (LIF) neurons



SNE works seamlessly with DVS (event-based) sensors



ALMA MATER STUDIORUM

TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

Event consumption, and output spikes generation



• Membrane Potential decay 1× SynDec = (1× 8b-MUL) + (1× 8b-MUL + 1× 8b-ADD)

ETH zürich

TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

Kraken Shield and System Architecture

• 7g payload

ETH zürich

- DVS and frame-based cameras \rightarrow real-time multi-modal perception.
- Designed for integration into nano-UAV platforms





Spiking Neural Networks for Depth Estimation

SNN \rightarrow SCNNs for depth estimation.



Depth Estimation

1.02k inferences/s



Energy Efficiency

18 μJ per inference

Low Power

98mW @ (220MHz, 0.8V)



Ternary Neural Networks for Object Classification

CUTIE \rightarrow TNN for object classification.





Kraken Power Consumption (all Included)

Combined power consumption of SNE, CUTIE, PULP cluster



Kraken power waveform executing Tiny-PULP-Dronet at FC@280 MHz, CL@300 MHz, Vdd@0.8 V

P=373mW, representing just 5% of the UAV's power budget



TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak





How to deploy applications to PULP/Kraken?

NIVERSITÀ DI BOLOGNA



Siracusa: Higher performance cluster with N-Eureka

ETH zürich

LMA MATER STUDIORUN

JNIVERSITÀ DI BOLOGN/





Siracusa: Memory Hierarchy and Dataflows



Siracusa: 16nm SoC, Tightly Coupled at MRAM Accelerator



	+		+			+
	Vega [1]	Diana [2]	Marsellus [3]	[4]	[5]	Siracusa
Technology	22nm FDX	22nm FDX	22nm FDX	40nm	22nm	16nm FinFET
Area	10mm ²	10.24mm ²	8.7mm ²	25mm ²	8.76mm ²	16mm ²
On-chip mem	1728 KB SRAM 4 MB MRAM (L3)	896 KB SRAM	1152 KB SRAM	768 KB	1428 KB	6400 KB SRAM 4 MB MRAM (L1)
Peak Perf 8b	32.2 GOPS	140 GOPS	90 GOPS	N/A	146 GOPS	698 GOPS
Peak Eff 8b	1.3 TOPS/W	2.07 TOPS/W	1.8 TOPS/W	0.94 TOPS/W	0.7 TOPS/W	2.68 TOPS/W
Peak Eff (WxAb)	1.3 TOPS/W	4.1TOPS/W (2x2b) 600 TOPS/W (analog)	12.4 TOPS/W (2x2b)	60.6 TOPS/W (1x1b)	0.7 TOPS/W	8.84 TOPS/W (2x8b)
Area Eff	3.2 GOPS/mm ²	21.2 GOPS/mm ²	47.4 GOPS/mm ²	N/A	58.3 GOPS/mm ²	65.2 GOPS/mm ²

D. Rossi et al., JSSC'21
 P. Houshmand et al., JSSC'23
 F. Conti et al., JSSC'23
 M. Chang et al., ISSCC'22
 Q. Zhang et al., VLSI Symposium'22

Balance efficiency, peak performance, area efficiency without compromises in precision

N-EUREKA 36-cores configuration

[A. Prasad et al., "Siracusa: a 16nm Heterogeneous RISC-V SoC for Extended Reality with At-MRAM Neural Engine," IEEE Journal of Solid-State Circuits]



TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

Achieving Scale through Hierarchical Design



Occamy System





Occamy Chiplet



Occamy Group





TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

Snitch Core: Tiny Integer Control Core with Large FPU

- Snitch: tiny, extensible RV core
 - *Extensible* through accelerator port
 - Latency-tolerant through scoreboard
 → can issue ~10 non-blocking memOPs
- Usually paired with FPU subsystem
 - Large, pipelined double-precision FPU
 - FP8-FP64 SIMD capable

ETH zürich

- Multiple subsystems supported (e.g. Spatz vector unit, INT-SIMD,...)
- ISA extensions for near-ideal FPU util.
 - SSRs: map memory streams to FP registers
 - FREP: dedicated HW loop for FPU
 → FPU & int. core can compute in parallel





SSR & FREP: the Key for PE efficiency

- **SSR**: Link register read/writes into implicit LD/ST
 - Extension around the core's register file
 - Address generators (2-3KGE/SSR)
 - Configured out of inner loop (LD/ST elision)
 - Staggering: generators prefetch from memory (latency tolerant!)
- **FREP**: L0 instruction buffer (no I\$ access)
 - Pseudo-dual issue (Int pipeline can proceed in parallel)
 - No boundary checking for loop (similar HW loop in DSPs)
- Boost FPU utilization \rightarrow 100% (once setup is amortized)



ETH zürich

dotp: 90% FPU

scfg 0, %[a], ldA
scfg 1, %[b], ldB
loop:
fmadd r2, ssr0, ssr1





Mam Bag	a[0]	a[1]	a[2]	a[3]				
Menn Req.	b[0]	b[1]	b[2]	b[3]				
Mam Daan:			a[0]	a[1]	a[2]	a[3]		
Mem Resp.			b[0]	b[1]	b[2]	b[3]		
FPII				FMA	FMA	FMA	FMA	
110.				[0]	[1]	[2]	[3]	
Cycles								

Less expensive than OoO (CPU) and Multi-threading (GPU), complements SIMD/Vec/Mat instructions

TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

Snitch Cluster: The Fundamental Compute Block

- 8 Snitch compute cores
 - SIMD 64b FPU with SSRs & FREP
- 9th Core: DMA engine
 - 512b interface to interconnect
 - HW support for autonomous ≤ 2D transfers, higher dimensions through SW
 - Latency-tolerance block transfers (100s of cycles)
- **128 KiB TCDM**

ETH zürich

- 32-bank, low-latency shared scratchpad
- Double-buffer large chunks with DMA
- Shared I-cache and peripherals





Four Clusters form a Group

- Hierarchically shared bandwidth
 - Clusters fully connected through crossbars
 → high-bandwidth local data exchange
 - Single shared 64b / 512b ports to top
- Shared resources
 - 32 KiB constant cache
 - IOTLB for address remap & access control
 - SW-controlled clock gating and reset
- Simplified physical implementation
 - 6 groups \rightarrow 24 clusters per chiplet









Occamy Chiplet: Six Groups with HBM and D2D Link

- 6 fully connected groups
 - 24 clusters, 216 cores total
 - 512b NoC for data, 64b for messages
- Autonomous 64b host domain
 - CVA6 RV64GC Linux-capable core
 - Rich peripherals (SPI, I2C, UART...)
- 16 GiB, 410 GB/s HBM2E
 - Optional page-level interleaving
- 12.8 GiB/s die-to-die link
 - Fully digital and fault-tolerant





Occamy 2.5D System: Chiplets on Passive Interposer



Hedwig interposer

- 65nm, passive (BEOL only)
- Connects 2× 73 mm² Occamy chiplet (GF 12LP+) and 2× Micron HBM2E
- Distributes power and IOs

Carrier PCB

ETH zürich

- RO4350B (low CTE, high stability)
- LGA 2011 pinout adapted to fit ZIF socket
- Stabilizes assembly and power
- > Occamy system module
 - 432+2 RISC-V cores, 32 GiB HBM2E
 - 768 DP-GFLOP/s peak performance (HPC)
 - 6144 FP8-GFLOP/s peak performance (ML)



Carrier PCB
LLVM Snitch Extensions

- Why extend LLVM?
 - Make **extensions** accessible (intrinsics, inference)
 - Improve scheduling and register allocation (default tuned for renaming OoO machines)
 - Improve reassociation (many RAW stalls)
- LLVM 15 with Snitch extensions:
 - Tuned in-order machine model
 - Xssr, Xfrep, Xdma assembly and intrinsics
 - Tuned tree height reduction pass¹ (efficient reassociation of unrolled FP math)
 - SSR inference based on scalar evolutions
 - FREP inference loop pragma

ETH zürich





Runtime Support

Data Movement

1D/2D DMA transfers for block transfers

Intrinsics for:

- 1. Setup
- 2. Coarse and Fine-Grained Synchronization

Dual-chiplet Connectivity

Fault-tolerant double-datarate die-to-die links for robust inter-chiplet data exchange

Extensions

Sparsity-capable SUs

Specialized streaming units facilitate indirection and merging, tailored for sparse computations.

FREP

Decouples the floating-point and integer pipeline by sequencing instructions from a micro-loop buffer

Synchronization

DMA Synchronization

Can be exploited for different applications that require, e.g. double buffering or full synch.

Hierarchical Synch.

Flexibility to synchronize on cluster, and global level or partial synchronization.



Matmul Benefits from Large Shared-L1 clusters

• Why?

ETH zürich

- Better global latency tolerance if L1_{size} > 2× L2_{latency} × L2_{bandwidth} (Little's law + double buffer)
- Smaller data partitioning overhead
- Larger Compute/Boundary bandwidth ratio: N³/N² for MMUL grows linearly with N!
- A large "MemPool": 256+ cores and 1+ MiB of shared L1 data memory



MemPool Cluster

What is the cost of traversing MemPool?





TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

MemPool Cluster: A physical-aware design

- A Scalable Manycore Architecture with Low-Latency Shared L1 Memory
 - 256+ cores
 - 1+ MiB of shared L1 data memory
 - ≤ 8 cycle latency (Snitch can handle it)
- Hierarchical design
- Implemented in GF22
 - Targeting 500 MHz (SS/0.72V/125°C)
 - Reaching 600 MHz (TT/0.80V/25°C)
 - Targeting iso-frequency with PULP
- Cluster area of 13 mm²
 - 5 mm diagonal

ETH zürich

- Round trip in 5 cycles
- Terapool: 1024 Cores!

MemPool Group

Tile 11

Tile 9

Tile 3

Tile 1

ile 8

ile 2

Tile 0

Tile 14

Tile 12

Tile 6



Group 0

SPM

le 13

Group

How well do we scale?

- Evaluate highly optimized kernels
- Baseline: single core system
 - No synchronization overhead or contention
- Compute-heavy kernels achieve more than 88% of the ideal speedup
- Memory-bound kernels still achieve 75% of the ideal speedup





Where do we lose performance?

- Compute-heavy kernels:
 - Mainly synchronization overhead
 - Interconnect congestion
 - Achieve up to 66% MAC unit utilization
- Memory-bound kernels:
 - Short execution time
 - Synchronization overhead
 - Still achieve IPC of 75%

Minimal architectural stalls





System Performance

- Double-buffer the kernels
 - Overlap compute and data transfer phase
- Compute-bound kernels:
 - Eliminate strict barriers
 - Achieve up to 74% MAC unit utilization
- Memory-bound kernels:
 - Performance restricted by the L2 bandwidth
 - Almost at the roofline with
 97% DMA utilization



Time





TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak

80



Accelerator for Attention — MobileBERT

Latency Latency **Arithmetic Operations** Everything on Cluster **GEMM** on Accelerator 9 % 28 % 84x 4.7 G 6300 ms 74.7 ms 99 % 60 % 99 % GEMM Add GEMM Add GEMM Add Softmax NoNorm Softmax NoNorm Softmax NoNorm



TAICHIP Winter School - February 2025 Transformer AV orkshop thominip Fvoines of . 0601 ka2024k

Accelerator for Attention — MobileBERT

ETH zürich





TAICHIP Winter School - February 2025 Transformer AV orksthop thous in Provincia K. Court & 2024

Integer Transformer Accelerator — Dataflow

Heterogeneous Accelerated Architecture

- Attention accelerator for Transformers!
- INT8 quantized networks
- Fused $Q \times K^T$ and $A \times V$ computation
- Special *Softmax* unit!







Heterogeneous Accelerated Architecture

- Snitch multi-core cluster with an Attention accelerator (ITA)
- Communication via shared L1 memory

End-to-end Deployment with an Automated Flow using **Deeploy**

- Map DNN layers to kernel templates
- Solve tiling and memory allocation as one CP problem
- Requires a very minimal accelerator model
- Collaborative execution between cores and ITA.

Wiese, Philip, et al. "Toward Attention-based TinyML: A Heterogeneous Accelerated Architecture and Automated **Deployment Flow**", 2024

ETH zürich

Snitch Cluster with Integer Transformer Accelerator (ITA) Shared 128 KB L1 memory





Step 1: Integrate Accelerator as HWPE Engine



Hardware Processing Engines, <u>https://hwpe-doc.readthedocs.io/</u>

LMA MATER STUDIORUN

JNIVERSITÀ DI BOLOGNA

ETH zürich



86

Step 2: Tune Interconnect Bandwidth



Hardware Processing Engines, <u>https://hwpe-doc.readthedocs.io/</u>

INIVERSITÀ DI BOLOGN/

ETH zürich



Step 3: Develop Register Interface & Extract Accelerator Constraints



Hardware Processing Engines, <u>https://hwpe-doc.readthedocs.io/</u>

ETH zürich



88

Step 4: Specify Workload

ETH zürich



ONNX, Deeploy, https://github.com/pulp-platform/Deeploy

ALMA MATER STUDIORUM



Step 5: Use Deeploy to Optimize and Schedule Operators



Deeploy, <u>https://github.com/pulp-platform/Deeploy</u>

Step 6: Use Deeploy to Tile & Calculate Static Memory Allocation





Step 7: Use Deeploy to Generate Code



MemPool + Integer Transformer Accelerator (ITA)

Tightly coupled Acceleration Enginee

- Matmul & Softmax
- Reduce pressure on memory and interconnect

Collaborative Execution

- Cores prepare activations for the next attention head
- Final head accumulation computed in cores
- Nonlinearity in cores (PACE)







MemPool + Integer Transformer Accelerator (ITA)

Integer Attention Accelerator

- 8-bit inputs, weights & outputs
- Builtin data marshaling & pipelined operation
- Streaming partial Softmax adding no additional latency
- Fused Q× K^T , Softmax and A × V computation
- Support for hardware-aware Softmax approximation in QuantLib







Attention on ITA

Performance increase of **15x**

Energy Efficiency increase of 36x

Area Efficiency increase of 74x

ETH zürich





Final words



- There is a lot of work to be done in efficient computer architectures
 - These are exciting times, lot of new opportunities
- There is plenty to do also for embedded AI
 - The large datacenter chip discussions are between few big players
 - But AI/ML is not only in the datacenter, there is plenty to do on edge devices
- There is a 50 year history of computing architectures
 - Important to understand what has already been done, and what the limits are
 - Changing paradigms allow us to take a look at some older problems once again
- Acceleration requires matching of compute and memory resources
 - What and how much can be stored and replenished determines much of performance
 - Understanding data movement in and off chip to keep compute units occupied essential



Our WWW page contains a wide collection of talks/papers

PULP Platform Resources - Projects - About - FAQ Privacy Policy Contact



Most of our talks: https://pulp-platform.org/conferences.html

RISCY CV32E	Zero R Ibex	Snitch	Spata	Ariane CVA6	ARA		JTAG	SPI .	LIC	нсі
							UART	125	APB	FlooNoC
RV32	RV32	RV32		RV64		J	DMA	GPIO	AX14	

And most of our papers: https://pulp-platform.org/publications.html



VLSI-SoC 2024 in Tangier.

28 August 2024

Luca Benini received the 2024 TCMM Open Source Hardware Contribution Award for his work on the PULP platform. The award was presented at Hot Chips 2024.



TAICHIP Winter School - February 2025 - PULP and AI Acceleration - Frank K. Gürkaynak