Moderated By: Moderators, Super Moderators
|
PULP General questions
|
|||||
| Thread / Author | Replies | Views [asc] | Last Post | ||
|
Using SPI Slave to read memory and register file
04-17-2022, 08:36 AM
|
1 | 9,613 |
04-20-2022, 03:20 PM Last Post: cyhopensource2 |
|
Genus Synthesis
06-19-2022, 08:18 PM
|
1 | 9,533 |
06-20-2022, 11:53 AM Last Post: bluewww |
||
|
Compile and Create a testbench for cva6 tlb
06-01-2022, 05:06 PM
|
1 | 9,511 |
06-01-2022, 05:27 PM Last Post: kgf |
||
|
Code examples in Assembly
04-11-2023, 07:14 PM
|
1 | 9,495 |
04-12-2023, 06:41 AM Last Post: kgf |
||
|
Pulp-nn-mixed
02-09-2022, 05:01 PM
|
1 | 9,493 |
02-14-2022, 08:58 AM Last Post: kgf |
||
|
ri5cy debugger access to memory and breakpoint facility
12-27-2018, 09:30 AM
|
0 | 9,403 |
12-27-2018, 09:30 AM Last Post: lightning_fingers |
||
|
The pulpino verification
07-21-2024, 02:47 PM
|
2 | 9,304 |
07-23-2024, 07:45 AM Last Post: eureka |
||
|
Multi Core PULP first time setup
12-25-2024, 05:53 PM
|
2 | 9,189 |
06-09-2026, 07:17 AM Last Post: calimi |
||
|
Synthesizable Version of the HERO Project Accelerator
01-05-2024, 08:43 PM
|
2 | 9,188 |
01-16-2024, 10:52 AM Last Post: cykoenig |
||
|
QEMU support for xpulpv2 extension
04-06-2022, 03:22 AM
|
1 | 9,160 |
04-06-2022, 04:35 AM Last Post: bluewww |
|
|
Difference between RI5CY and CV32E40P
09-24-2024, 02:37 AM
|
2 | 9,114 |
09-27-2024, 06:17 AM Last Post: eureka |
||
|
mempool
07-14-2022, 09:36 AM
|
1 | 9,098 |
07-14-2022, 10:12 AM Last Post: kgf |
||
|
Pulp FreeRTOs Debug
10-24-2023, 10:14 AM
|
2 | 9,097 |
11-13-2023, 09:11 AM Last Post: costola |
||
|
Creating new instructions in RISC-V
07-06-2022, 12:35 PM
|
1 | 8,830 |
07-08-2022, 10:54 PM Last Post: bluewww |
||
|
PULP CORE TAPE OUT
09-29-2022, 08:09 AM
|
1 | 8,828 |
09-29-2022, 08:38 AM Last Post: kgf |
||
|
Synthesis with Intel FPGA Quartus
06-06-2022, 11:14 AM
|
1 | 8,761 |
06-06-2022, 02:38 PM Last Post: kgf |
||
|
RI5CY - FPGA Synthesis
05-07-2019, 03:20 PM
|
0 | 8,325 |
05-07-2019, 03:20 PM Last Post: jaypi |
||
|
Error on Macro 'DMI_JTAG_IDCODE is not defined when built pulp RTL simulation pfm
06-21-2019, 05:09 PM
|
0 | 8,296 |
06-21-2019, 05:09 PM Last Post: mapletree |
||
|
PULPino JTAG access
08-22-2019, 02:15 PM
|
0 | 8,228 |
08-22-2019, 02:15 PM Last Post: MarekPikula |
||
|
Compiling and running CNNs on FPGA(pulp)
04-04-2024, 12:33 AM
|
2 | 8,212 |
04-11-2024, 12:29 PM Last Post: NEO |
||
- New Posts
- Hot Thread (New)
- Hot Thread (No New)
- No New Posts
- Contains Posts by You
- Closed Thread