PULP Community

PULP Community > PULP's Community forum > PULP General questions
Full Version: PULP General questions
You're currently viewing a stripped down version of our content. View the full version with proper formatting.

PULP General questions

Pages: 1 2 3

Important Threads

  1. Welcome to PULP Platform forum / Instructions (0 Replies)

Threads

  1. Pulpissimo Synthesis content (3 Replies)
  2. Lower number of cores on HERO (3 Replies)
  3. FPGA build (1 Reply)
  4. How to do post-synthesis simulation of PULPino after generating netlist using DC (2 Replies)
  5. [HERO] Userland application debugging (1 Reply)
  6. [PULP] Peripheral bus memory map (1 Reply)
  7. clock problem when writing sdc file in order to synthesize PULPino (2 Replies)
  8. Pulpissimo L2 memory access via JTAG (2 Replies)
  9. Pulpissimo synthesis (5 Replies)
  10. problem when generating boot rom using boot_code.sv (5 Replies)
  11. Error When Running hwme example (3 Replies)
  12. RI5CY - FPGA Synthesis (0 Replies)
  13. Error when building Pulpissimo (2 Replies)
  14. error when using DC to synthesis pulpino (1 Reply)
  15. [HWPE] Microcode (4 Replies)
  16. match problem between Python3 and pip3 (1 Reply)
  17. FPGA JTAG-cable and debugger sw (5 Replies)
  18. How to build SDK for PULPino? (0 Replies)
  19. pulp-soc-defines.sv (0 Replies)
  20. problem when testing gcc (2 Replies)
Pages: 1 2 3
PULP Community > PULP's Community forum > PULP General questions