Moderated By: Moderators, Super Moderators
PULP General questions
|
|||||
Thread / Author [asc] | Replies | Views | Last Post | ||
UART test case
12-05-2019, 08:01 AM
|
2 | 10,602 |
02-17-2020, 03:16 AM Last Post: zhouqiang |
||
questasim test case failed
12-06-2019, 04:03 AM
|
0 | 4,489 |
12-06-2019, 04:03 AM Last Post: mahalakshmir.ma |
||
I2C on Pulpissimo
12-03-2018, 09:41 PM
|
9 | 37,884 |
11-14-2019, 03:05 AM Last Post: bluewww |
||
Lower number of cores on HERO
05-02-2019, 08:57 AM
|
3 | 13,530 |
05-21-2019, 09:13 AM Last Post: lukamac |
||
[HWPE] Microcode
05-04-2019, 01:23 PM
|
4 | 16,816 |
05-06-2019, 11:01 AM Last Post: lukamac |
||
[HERO] Userland application debugging
05-07-2019, 09:58 AM
|
1 | 7,691 |
05-09-2019, 05:25 PM Last Post: akurth |
||
[PULP] Peripheral bus memory map
05-09-2019, 11:05 AM
|
1 | 7,867 |
05-09-2019, 05:20 PM Last Post: akurth |
||
pwd for the image example
04-07-2021, 08:54 AM
|
1 | 5,858 |
04-07-2021, 09:06 AM Last Post: akurth |
||
Understanding the TCDM interconnect and implementing HWPEs
10-22-2019, 01:03 PM
|
7 | 20,120 |
02-13-2024, 10:34 AM Last Post: zealshah29 |
||
Set defines of modules
11-12-2019, 04:12 PM
|
2 | 10,623 |
11-14-2019, 02:05 PM Last Post: LPLA |
||
Pulpissimo: Using JTAG and Flash for larger sets of data
03-06-2020, 05:24 PM
|
2 | 17,117 |
03-09-2020, 12:15 PM Last Post: LPLA |
||
Data relocation when using LOAD_L2=STANDALONE
06-09-2020, 02:10 PM
|
4 | 15,629 |
06-29-2020, 02:20 PM Last Post: LPLA |
||
Error while updating IPs
08-19-2020, 12:34 PM
|
4 | 13,027 |
02-08-2024, 06:03 AM Last Post: zealshah29 |
||
FPGA: Printing UART on minicom possible?
09-23-2020, 03:42 PM
|
0 | 4,138 |
09-23-2020, 03:42 PM Last Post: LPLA |
||
μClinux on Ibex or CV32E40P?
01-15-2021, 05:13 AM
|
3 | 11,957 |
01-22-2021, 04:29 AM Last Post: limone |
||
power efficient risc-v core
01-21-2021, 11:20 PM
|
0 | 4,288 |
01-21-2021, 11:20 PM Last Post: limone |
||
update to ri5cy core interrupt system and toolchain
12-27-2018, 09:25 AM
|
4 | 22,247 |
01-04-2019, 04:02 PM Last Post: lightning_fingers |
||
ri5cy debugger access to memory and breakpoint facility
12-27-2018, 09:30 AM
|
0 | 5,782 |
12-27-2018, 09:30 AM Last Post: lightning_fingers |
||
RHEL8 repo sync's
08-15-2019, 09:03 AM
|
1 | 8,844 |
08-15-2019, 09:31 AM Last Post: meggiman |
||
How to perform regression test when the compiler is replaced with LLVM
11-15-2022, 07:43 AM
|
0 | 1,911 |
11-15-2022, 07:43 AM Last Post: lcx1092968411 |
||
- New Posts
- Hot Thread (New)
- Hot Thread (No New)
- No New Posts
- Contains Posts by You
- Closed Thread