error when using DC to synthesis pulpino

[zhouqiang]

I solved this problem， when analyze system Verilog，you should analyze packages first，so pick up packages in the RTL design and analyze them first， then the errors disappeared.