Moderated By: Moderators, Super Moderators

Mark this forum read PULP General questions
Thread / Author			Replies	Views [asc]	Last Post
		Coremark for benchmarking 8 core PULP Athena, 03-28-2019, 01:39 PM	2	16,910	03-29-2019, 10:32 AM Last Post: Athena
		Simple RISC-V Assembly Instructions Verification ufsahu, 08-19-2020, 07:48 AM	2	16,904	08-21-2020, 05:46 AM Last Post: ufsahu
		Pulp GNU ToolChain Not throwing L2 Overflowed Error vignajeth, 03-12-2021, 04:52 PM	3	16,773	03-22-2021, 11:23 AM Last Post: meggiman
		FPGA build Akim, 05-15-2019, 11:00 AM	2	16,681	06-05-2019, 07:34 AM Last Post: Akim
		Accelerator wait function in BigPULP Adi, 01-15-2019, 02:55 PM	2	16,445	01-25-2019, 08:21 PM Last Post: akurth
		Questions regarding Runtime/SDK heavySea, 06-22-2020, 01:54 PM	2	16,430	06-29-2020, 01:00 PM Last Post: heavySea
		2 JTAG modules in pulpissimo nixie2002, 10-22-2019, 08:19 AM	2	16,392	10-23-2019, 05:01 AM Last Post: nixie2002
		How to do post-synthesis simulation of PULPino after generating netlist using DC zhouqiang, 05-09-2019, 02:19 PM	2	16,126	05-10-2019, 02:05 AM Last Post: zhouqiang
		Docker image for the RISC-V GNU compiler toolchain Coderitter GmbH, 02-08-2022, 12:55 PM	3	15,665	02-14-2023, 08:46 AM Last Post: Coderitter GmbH
		Set defines of modules LPLA, 11-12-2019, 04:12 PM	2	15,622	11-14-2019, 02:05 PM Last Post: LPLA
		Architecture file hierarchy bgeorge, 11-22-2022, 11:17 AM	4	15,365	11-25-2022, 10:22 AM Last Post: bgeorge
		UART test case mahalakshmir.ma, 12-05-2019, 08:01 AM	2	15,307	02-17-2020, 03:16 AM Last Post: zhouqiang
		Does Pulpissimo already contain VCC & GND pins? traVc, 01-03-2021, 06:16 PM	3	15,292	01-03-2021, 10:09 PM Last Post: kgf
		Building pulp-toolchain for rv32ic and rv32emc mehrdad, 10-24-2019, 03:12 PM	2	15,081	10-25-2019, 12:28 PM Last Post: mehrdad
		Issue with running the hwme example on pulpissimo AhmedZaky, 07-18-2019, 03:24 PM	2	15,058	08-19-2019, 09:59 AM Last Post: AhmedZaky
		regarding GPIO HariniM, 01-30-2020, 09:51 AM	2	14,918	01-30-2020, 10:39 AM Last Post: HariniM
		How to find the signal which represents 16bit instructions in the design? ninipa, 04-26-2020, 01:37 PM	2	14,896	04-26-2020, 02:48 PM Last Post: ninipa
		how to simulate CV32E40P core gsaitejareddy, 02-08-2021, 08:11 AM	2	14,881	02-08-2021, 03:58 PM Last Post: gsaitejareddy
		Optimized design "vopt_tb" cannot be used by this version cyberbemon, 04-21-2021, 02:29 PM	2	14,800	04-26-2021, 07:00 AM Last Post: cyberbemon
		Boot second partition on Ariane Jakob, 10-28-2019, 10:14 AM	2	14,752	10-30-2019, 07:16 AM Last Post: Jakob
Sort by: Subject Sort by: Last Post Sort by: Author Sort by: Creation Time Sort by: Replies Sort by: Views Order: Ascending Order: Descending From: Today From: 5 Days Ago From: 10 Days Ago From: 20 Days Ago From: 50 Days Ago From: 75 Days Ago From: 100 Days Ago From: The Last Year From: The Beginning