How to do post-synthesis simulation of PULPino after generating netlist using DC
#1
Hello,
     We want to tape out PULPino using SMIC 0.13um technology, and now we have finished DC and got netlist of PULPino, we have generated a 32KB SRAM macro ,the ROM macro and their function mode verilog file. Next, we are going to use the netlist, the RAM and ROM to do a post-synthesis simulation of PULPino. Can someone tell me how to perform post-synthesis simulation of PULPino? Especially, how to test the functions of SRAM and ROM to determine if they are working properly?
Reply


Messages In This Thread
How to do post-synthesis simulation of PULPino after generating netlist using DC - by zhouqiang - 05-09-2019, 02:19 PM

Forum Jump: