Moderated By: Moderators, Super Moderators
PULP General questions
|
|||||
Thread / Author | Replies | Views [desc] | Last Post | ||
Synthesis failed on ZedBoard (riscv_ex_stage.sv)
03-23-2021, 06:53 PM
|
5 | 15,185 |
03-25-2021, 09:56 AM Last Post: akurth |
||
GDB Debugging with JTAG on Ariane
11-26-2019, 09:58 AM
|
4 | 15,436 |
11-27-2019, 02:12 PM Last Post: jthoma |
||
Debug Boot code
04-16-2020, 04:07 AM
|
4 | 15,624 |
04-17-2020, 07:57 AM Last Post: meggiman |
||
questasim
11-22-2019, 01:08 PM
|
4 | 16,150 |
11-26-2019, 07:01 AM Last Post: mahalakshmir.ma |
||
[HWPE] Microcode
05-04-2019, 01:23 PM
|
4 | 16,320 |
05-06-2019, 11:01 AM Last Post: lukamac |
||
Error When Running hwme example
04-16-2019, 04:55 AM
|
3 | 16,351 |
05-07-2019, 04:08 PM Last Post: MikkeN |
||
Pulpissimo configuration issues and other bugs
08-23-2019, 11:36 AM
|
4 | 16,431 |
09-03-2019, 06:31 PM Last Post: meggiman |
||
Pulpissimo: Using JTAG and Flash for larger sets of data
03-06-2020, 05:24 PM
|
2 | 16,449 |
03-09-2020, 12:15 PM Last Post: LPLA |
||
UVM testbench for PULPINO
12-10-2018, 02:57 PM
|
3 | 16,677 |
03-12-2019, 10:29 AM Last Post: kgf |
||
QuestaSim Installation for RTL Simulation
07-28-2022, 01:50 AM
|
9 | 17,876 |
09-22-2022, 03:23 PM Last Post: kgf |
||
Buid failed
10-22-2019, 09:33 AM
|
5 | 18,095 |
04-13-2021, 07:07 AM Last Post: kgf |
||
PULPissimo FLL bypass
10-30-2020, 03:33 PM
|
7 | 18,106 |
02-06-2023, 02:00 PM Last Post: Happybug |
||
using axi from rtl and C code
03-05-2020, 07:36 PM
|
5 | 18,145 |
02-23-2021, 02:20 PM Last Post: meggiman |
||
errors on building Linux cross-compiler
11-12-2019, 09:16 PM
|
5 | 18,155 |
11-18-2019, 03:46 PM Last Post: mapletree |
||
PULPissimo RTL Simulation Building
10-21-2019, 06:28 AM
|
5 | 18,185 |
10-21-2019, 07:51 AM Last Post: gideros |
||
RISCY modifications possibilties
01-23-2019, 11:00 AM
|
4 | 18,951 |
02-01-2019, 08:57 AM Last Post: Athena |
||
problem when generating boot rom using boot_code.sv
05-07-2019, 08:53 AM
|
5 | 19,264 |
05-08-2019, 08:09 AM Last Post: zhouqiang |
||
Understanding the TCDM interconnect and implementing HWPEs
10-22-2019, 01:03 PM
|
7 | 19,321 |
02-13-2024, 10:34 AM Last Post: zealshah29 |
||
HEX Files
11-25-2019, 07:10 AM
|
5 | 20,479 |
11-28-2019, 04:02 AM Last Post: mahalakshmir.ma |
||
how to compile and run an application for Pulpissinio on FPGA
09-12-2019, 03:47 PM
|
5 | 20,497 |
09-20-2019, 02:57 PM Last Post: mapletree |
||
- New Posts
- Hot Thread (New)
- Hot Thread (No New)
- No New Posts
- Contains Posts by You
- Closed Thread