Welcome, Guest |
You have to register before you can post on our site.
|
Latest Threads |
Pulpissimo bitstream gene...
Forum: PULP General questions
Last Post: zealshah29
Yesterday, 06:41 AM
» Replies: 13
» Views: 39,477
|
Help to run Hello Example
Forum: PULP General questions
Last Post: zealshah29
Yesterday, 06:31 AM
» Replies: 5
» Views: 10,289
|
Compiling and running app...
Forum: PULP General questions
Last Post: zealshah29
Yesterday, 06:13 AM
» Replies: 5
» Views: 18,245
|
How do I get the files ne...
Forum: PULP General questions
Last Post: NEO
02-29-2024, 12:36 AM
» Replies: 0
» Views: 135
|
Understanding the TCDM in...
Forum: PULP General questions
Last Post: zealshah29
02-13-2024, 10:34 AM
» Replies: 7
» Views: 14,493
|
Error while updating IPs
Forum: PULP General questions
Last Post: zealshah29
02-08-2024, 06:03 AM
» Replies: 4
» Views: 9,514
|
Snitch cluster: make bin/...
Forum: PULP General questions
Last Post: ashuthosh
02-07-2024, 07:38 AM
» Replies: 1
» Views: 281
|
Synthesizable Version of ...
Forum: PULP General questions
Last Post: cykoenig
01-16-2024, 10:52 AM
» Replies: 2
» Views: 552
|
RISC V proyect research
Forum: PULP General questions
Last Post: kgf
12-29-2023, 01:09 PM
» Replies: 1
» Views: 613
|
PULPino Boot ROM Address ...
Forum: PULP General questions
Last Post: kgf
12-29-2023, 12:54 PM
» Replies: 1
» Views: 592
|
|
|
Problem in building Pulp-SDK("make all" error) |
Posted by: ziang87 - 12-28-2019, 06:58 AM - Forum: PULP General questions
- Replies (3)
|
|
Hello,
I'm going to create the pulp platform.When I followed the instructions to building the SDK, an error occurred.I found on the forums that some people had similar problems, but their solutions didn't solve mine.
I started by installing the new Ubuntu 16.04, in the sequence of steps:
1.root@cp1-VirtualBox:/home/cp1# mkdir riscv
2.root@cp1-VirtualBox:/home/cp1/riscv# git clone https://github.com/pulp-platform/pulp
3.Connecting to GitHub with SSH successfully
4.sudo apt install git python3-pip python-pip gawk texinfo libgmp-dev libmpfr-dev libmpc-dev swig3.0 libjpeg-dev lsb-core doxygen python-sphinx sox graphicsmagick-libmagick-dev-compat libsdl2-dev libswitch-perl libftdi1-dev cmake scons libsndfile1-dev
5.sudo pip3 install artifactory twisted prettytable sqlalchemy pyelftools openpyxl xlsxwriter pyyaml numpy configparser pyvcd
6.sudo pip2 install configparser
root@cp1-VirtualBox:/home/cp1# pip --versionpip 19.3.1 from /usr/local/lib/python3.5/dist-packages/pip (python 3.5)
root@cp1-VirtualBox:/home/cp1# python3 --versionPython 3.5.2
7.root@cp1-VirtualBox:/home/cp1/riscv# git clone --recursive https://github.com/pulp-platform/pulp-ri...-toolchain
8.sudo apt-get install autoconf automake autotools-dev curl libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev
9.root@cp1-VirtualBox:/home/cp1/riscv/pulp-riscv-gnu-toolchain# ./configure --prefix=/opt/riscv --with-arch=rv32imc --with-cmodel=medlow --enable-multilib
10.make
11.root@cp1-VirtualBox:/home/cp1/riscv/pulp-riscv-gnu-toolchain# export PULP_RISCV_GCC_TOOLCHAIN=/home/cp1/riscv/pulp-riscv-gnu-toolchain
12.root@cp1-VirtualBox:/home/cp1/riscv/pulp# export VSIM_PATH=/home/cp1/riscv/pulp/sim
13.root@cp1-VirtualBox:/home/cp1/riscv# git clone https://github.com/pulp-platform/pulp-sdk.git -b master
14.export PULP_GITHUB_SSH=1
15.root@cp1-VirtualBox:/home/cp1/riscv/pulp-sdk# source configs/platform-rtl.sh
16.make all
Submodule path 'pulp-tools': checked out 'aa9ad5cd9f6fa75b80cbc91a4c2c8e5db737d7ce'
source init.sh && ./pulp-tools/bin/plpbuild --p sdk checkout build env --stdout
Configuring Pulp project at /home/cp1/riscv/pulp-sdk
Traceback (most recent call last):
File "./pulp-tools/bin/plpbuild", line 3, in <module>
import plptools as plp
File "/home/cp1/riscv/pulp-sdk/pulp-tools/bin/plptools.py", line 27, in <module>
from plpobjects import *
File "/home/cp1/riscv/pulp-sdk/pulp-tools/bin/plpobjects.py", line 32, in <module>
from openpyxl import Workbook
File "/usr/local/lib/python3.5/dist-packages/openpyxl/__init__.py", line 6, in <module>
from openpyxl.workbook import Workbook
File "/usr/local/lib/python3.5/dist-packages/openpyxl/workbook/__init__.py", line 4, in <module>
from .workbook import Workbook
File "/usr/local/lib/python3.5/dist-packages/openpyxl/workbook/workbook.py", line 7, in <module>
from openpyxl.worksheet.worksheet import Worksheet
File "/usr/local/lib/python3.5/dist-packages/openpyxl/worksheet/worksheet.py", line 392
return f"{get_column_letter(min_col)}{min_row}:{get_column_letter(max_col)}{max_row}"
^
SyntaxError: invalid syntax
Makefile:6: recipe for target 'all' failed
make: *** [all] Error 1
Thank you so much for your prompt answer.
best wishes,
chen
|
|
|
reg test case failed |
Posted by: HariniM - 12-27-2019, 06:18 AM - Forum: PULP General questions
- Replies (1)
|
|
hi,
I tried running interfaced GPIO with the test cases given in PULPino environment. after running testcases I am getting has test case failed. why test failed occurs.
** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
# Time: 0 ps Iteration: 0 Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
# Time: 0 ps Iteration: 0 Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_TXFF
# Using MEMLOAD method: PRELOAD
# Using ri5cy core
# [SPI] Enabling QPI mode
# [adv_dbg_if] AXI4 WRITE 32 burst @1a107008 for 4 bytes.
# Preloading memory
# Preloading instruction memory from slm_files/l2_stim.slm
# Preloading data memory from slm_files/tcdm_bank0.slm
# [TRACER] Output filename is: trace_core_00_0.log
#[SPI] Received 00000003
#[SPI] Test Failed
# **Note :$Stop
please respond
thanks in advance.
|
|
|
Yet another Pulpissimo (on Zedboard) bring-up thread |
Posted by: stefanct - 12-20-2019, 03:58 PM - Forum: PULP General questions
- Replies (6)
|
|
Hi,
I don't want to hijack one of the other current threads on getting started with Pulpissimo and my problem does not seem to be related to any of them anyway.
I am trying to get Pulpissimo to run on a Zedboard and would like to ask anybody who successfully done this to share his/her exact git revisions of the various related repositories. I think this might be the cause of my problems.
What (presumably) works:
- Synthesis: I was able to synthesize the design and download it to the zedboard. When I do so the hardware sets the LD0 LED.
- Compilation: I have built the PULP-SDK and I am able to compile binaries using pulp-rt. So far I have only tested the hello pulp-rt-example.
- Debugging: Since I don't have the Digilent JTAG adapter I am using an old Altera USB Blaster attached to the PMOD pins. I have changed the OpenOCD configuration accordingly and are able to connect, load and control execution of the RISC-V core with GDB. On first connect it is stopped at 0x1c008080, i.e. _start.
*However*, when I load and run the application that way, it does not work as expected. If we assume that we can trust the debugger then it seems like it gets stuck in rt_user_alloc(). pt and size get initialized to 0 and 144 (0x90), respectively. Thus, the function returns to rt_alloc() where it is retried. On the second, try pt gets initialized to 0x4c4b40 because a equals the address of __rt_freq_domains and it tries to get its first_free field which is completely bogus!?
Since rt_event_alloc() uses the result of rt_cluster_id() for the values eventually ending up in rt_user_alloc() I presume this might be one of the problems that changing the core ID has as discussed in https://github.com/pulp-platform/pulpissimo/issues/107
KR
|
|
|
[PULPissimo] How to resize memory correctly |
Posted by: gideros - 12-16-2019, 02:21 AM - Forum: PULP General questions
- No Replies
|
|
Hi,
I'm working on a design based on PULPissimo and we're about to tape-out a test chip. But the technology that we're working on is pretty "big" (HC90L from SK Hynix), thus 512KB of total memory takes way too much area. Therefore I wanna reduce the total size of memory into half (256KB).
In order to do that, I modified these:
- pulp_soc.sv (half size for both L2_BANK_SIZE and L2_BANK_SIZE_PRI).
- fpga_settings.mk (for a test build on FPGA)
- soc_interconnect.sv (for memory address, reduce PER_END_ADDR of PRI_L2_CH1, PRI_L2_CH0 and TCDM_END_ADDR).
- pulp-configs/configs/chips/pulpissimo/pulpissimo.json (memory size for sdk I guess)
The result is pretty bad. Simulation shows lots of "a request with unknown address". I guess I was wrong somewhere, or missed something.
And since I disable FPU to reduce SoC size (I don't really need it), I also change ri5ky_v2_fpu_1_10 to a custom core that doesn't have FPU arguments.
- "isa" from "rv32imfcXpulpv2" to "rv32imcXpulpv2"
- Remove "--fpu", "--fpud" and "--shared-fpu" from "gv_isa"
- Remove "compiler_args"
Eventhough, the final binary generated by SDK still has FPU related instruction, which will resulted in "Illegal instruction" exception while execute the program.
Can you please help me out with above issues? Thank you very much in advance.
Regards.
|
|
|
ubuntu 16.04 |
Posted by: cello - 12-15-2019, 09:04 AM - Forum: PULP General questions
- Replies (2)
|
|
Hi, can I use ubuntu 16.04 LTS application on windows10 to install files from pulp platform? Or do I need completely ubuntu operating system on my pc?
|
|
|
UART |
Posted by: HariniM - 12-12-2019, 09:12 AM - Forum: PULP General questions
- No Replies
|
|
Hi,
I am trying to run the UART testcase already available one(path - sw/apps/imperio_tests/testUART). The simulation runs forever and it is not even entering the main of the C program. I followed the same steps for the I2C, I am able to run I2C but not UART. Could anyone help me on the same.
I am wondering how the test cases are routed to tb/rtl. Can anyone explain the flow.
|
|
|
questasim test case failed |
Posted by: mahalakshmir.ma - 12-06-2019, 04:03 AM - Forum: PULP General questions
- No Replies
|
|
hi,
I tried running interfaced GPIO with the test cases given in PULPino environment. after running testcases I am getting has test case failed. why test failed occurs.
** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
# Time: 0 ps Iteration: 0 Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
# Time: 0 ps Iteration: 0 Instance: /tb/top_i/peripherals_i/apb_uart_i/UART_TXFF
# Using MEMLOAD method: PRELOAD
# Using ri5cy core
# [SPI] Enabling QPI mode
# [adv_dbg_if] AXI4 WRITE 32 burst @1a107008 for 4 bytes.
# Preloading memory
# Preloading instruction memory from slm_files/l2_stim.slm
# Preloading data memory from slm_files/tcdm_bank0.slm
# [TRACER] Output filename is: trace_core_00_0.log
#[SPI] Received 00000003
#[SPI] Test Failed
# **Note :$Stop
THANKS IN ADVANCE
|
|
|
Compiling and running application on Zedboard (Pulpissimo) |
Posted by: jmmarostegui - 12-05-2019, 01:25 PM - Forum: PULP General questions
- Replies (5)
|
|
Good afternoon,
After several issues I have been able to install the complete SDK and platforms.
I'm able to compile applications and run them on the rt platform. I'm also able to complete the Vivado implementation of Pulpissimo for the Zedboard. However, I'm still not able to run applications on the Zedboard.
The sequence of steps I carry out are:
1 - Using Vivado Hardware manager I program the device on the Zedboard with the pulpissimo-zedboard.bit configuration file. Everything is fine, the device is configured and led LED0 is on (from the .xdc file and xilinx_pulpissimo.v I identify that this is CSN for SPI channel 1, so it is OK).
2 - source configs/pulpissimo.sh
3 - source configs/fpgas/pulpissimo/genesys2.sh (from the information provided in GitHub there shoulb be also a zedboard.sh script, but this is the only one that can be found)
4 - source sourceme.sh
5 - make clean all
6 - The USB cable that was used to configure the Zynq device is removed from the Zedboard.
7 - The Digilent JTAG-HS2 cable is attached to PMOD A.
8 - openocd -f openocd-zedboard-hs2.cfg
9 - riscv32-unknown-elf-gdb FILENAME
10 - (gdb) target remote localhost:3333
11 - (gdb) load
If within gdb I issue two list commands here is what I get:
1 /*
2 * This example shows how drive a GPIO as an output.
3 */
4
5 #include <stdio.h>
6 #include <rt/rt_api.h>
7 #include <stdint.h>
8
9 #define GPIO 20
10
(gdb) list
11 int __rt_fpga_fc_frequency = 20000000; // e.g. 20000000 for 20MHz;
12 int __rt_fpga_periph_frequency = 10000000; // e.g. 10000000 for 10MHz;
13
14 int main()
15 {
16 unsigned long i;
17
18 // First configure the SPI device
19 rt_spim_conf_t conf;
20 // Get default configuration
Now I want to place a breakpoint at line 19. Therefore what I get is:
(gdb) b 19
No line 19 in the current file.
Make breakpoint pending on future shared library load? (y or [n])
Therefore, it seems that something is wrong. If I issue the command 'continue' on gdb I get the message Continuing, and nothing happens.
I have tried the same flow, but issuing a 'source platform-fpga.sh' after step 4, but the result is the same.
Can you identify if something is missing or wrong in the steps I'm following? Any help will be appreciated.
In order to check if the program is being executed properly by Pulpissimo on the Zedboard I'm trying to turn OFF LED0 by changing the value of the CSN signal of SPI channel 1 that is mapped onto this LED, but without success until now.
Best regards,
Manuel
|
|
|
|