Hello i'm using Pulpino's SPI Master part to read a external sensor that it is connected to one of the zedboard's pmod. I have configurated the spi_master_clkgen spi_clk polarity to start in 1. I have done the next code to read the sensor's id but I don't get any success:
Reviewing the signal with a logic a analizer I got this result: SCLK does as many clocks that spi_Reg_clkdiv value is, the chip select when CS is asserted, it remains asserted indefinitely. MOSI only does one pulse and MISO remains idle.
I'm trying to build the HERO project, and I am on the step where I am meant to run " ../test/gen_slm_files.sh <app_name>."
However, I have an issue with line 11 of the file, which is
Code:
slm_conv=~andkurt/bin/slm_conv-0.3
When I try running the command, I am told that the directory above does not exist. "~andkurt" is obviously the creator's home directory, but what is slm_conv-0.3 and how can I install it? There's nothing in the github repo mentioning it, and I haven't found it referenced anywhere else on the PULP platform. Even on google I haven't found a relevant result.
I am trying to compile the mm-small example in https://github.com/pulp-platform/hero/tr...s/mm-small. I would like to build it only for the PULP accelerator.
For that I run make only=pulp. I get the following error:
herov2/pulp/sdk/pkg/sdk/dev/install/include/archi/pulp.h:31:10: fatal error: 'archi/chips/PULP_CHIP_STR/pulp.h' file not found
Please could you help me identify the source of the problem.
However, when I ran command: make bin/occamy_top.vlt, I met this error:
%Error-PKGNODECL: occamy/snitch/hw/vendor/openhwgroup_cva6/core/include/ariane_rvfi_pkg.sv:20:17: Package/class 'riscv' not found, and needs to be predeclared (IEEE 1800-2017 26.3)
I recognize that your work-vlt/files lacks included file (it doesn't have snitch/hw/vendor/openhwgroup_cva6/core/include/riscv_pkg.sv so the simulator can not find package 'riscv') but whenever I ran the command above, work-vlt/files is automatically generated and it still remain lacking information.
hi
Can anyone tell me how to boot from external flash on geneysy2 fpga board in detail?
I use pulpissimo 7.0.0 and genesys2 fpga board.I can download app through openocd but
I cannot boot it from external flash.
I konw the step how to boot from flash
1. set the bootsel=2b00;
2. modify the bootrom.c in boot_code
3. make and convert bootrom.c to fpga_bootrom.sv
4. rerun the fpga process and burn it
5. use plp_mkflash to convert app to flash.bin
6. burn flash.bin to external flash
7.reset fpga and run app in flash
is it correct?
can anybody help me?how to modify bootrom.c in step2?
When I use plp_mkflash in pulp-sdk/tools/runner/bin to make
flash.bin, the plp_mlflash tools display there is no module named “runner”
How can I solve it? I have build sdk successful.
I have download prebuilt pulp-sdk for Ubuntu 16 in GitHub and run the plp_mkflash tool.
It also cannot run and display no module named “runner”,what’s the matter with it?
help me! m
I am stacked in installing the pulp-sdk.
First of all I have succesfully installed the pulp-rsicv-gnu-toolchain following the instruction on github https://github.com/pulp-platform/pulp-ri...-toolchain .
I performed the following step (I omit the part in which I install all the dependencies) :
Then I followed the instruction on github for what concern pulp-sdk https://github.com/pulp-platform/pulp-sdk .
I performed the following step (I omit the part in which I install all the dependencies) :
-DCMAKE_INSTALL_PREFIX=/home/luca/Desktop/Tesi/pulp-sdk/install/workstation \ -DGVSOC_MODULES="/home/luca/Desktop/Tesi/pulp-sdk/tools/gvsoc/common;/home/luca/Desktop/Tesi/pulp-sdk/tools/gvsoc/pulp" \ -DGVSOC_TARGETS=pulp-open Re-run cmake no build system arguments CMake Error: The source directory "/home/luca/Desktop/Tesi/pulp-sdk/build" does not exist. Specify --help for usage, or press the help button on the CMake GUI. Makefile:26: recipe for target 'build' failed make: *** [build] Error 1
Hi, I'm trying run some tests about qspi in Genesy 2 broad but I have some problems. When run simulation with flash model, everything is good so I program it to my Kit. In genesys 2 have a qspi flash so I want to use it like a peripheral. In this reference, signals of qspi can connect via port in XDC file, expect qspi_sck. It must be connected via STARTUPE2. When I do so, it runs incorrectly. My test run through all code line but wave form in ocilloscope is different from Questasim. Have anyone met this problem like that before?
Thanks
We are trying to boot the PULP project whose original 8 riscv cores(ri5cy) have been replaced by 2 simd cores with 128bits datapath customized by us. We also replace the original HWPE with our customized systolic array. And we have successfully run RTL and Netlist systhesized by Design Compiler simulation. Now we are trying to boot it on our FPGA, but it seems we can boot the fc core(fabric controller) but fail to boot the cluster.
We try to use gdb and openocd to debug step by step. It seems when the fc step into the cluster starting part, it's stuck. So we want to use gdb to connect our simd cores whose hart id are 0 and 1(the original 8 cores' hart id are 0-7, fc's hart id is 992(0x3e0),and we edit our jlink configuration file and add extra target create to trace the simd cores. But openocd reports it can't halt the core with id 0 and 1.
So here are my questions:
1、We would like to start a customized cluster. Are there any particular considerations or other methods that could help us with debugging? We welcome any suggestions you might have.
2、For this heterogeneous kind of multicore system (one FC and two SIMD cores), how should we perform step-by-step debugging using GDB+OpenOCD? I would like to trace the FC and SIMD cores to see where exactly something went wrong. Or in other words, in the original PULP system, how should we go about debugging the 8 cores in the cluster and the FC core simultaneously?
Here's the jlink configuration file, we add extra target create to trace cores with id 0 and 1 but failed. Openocd reports it can't halt them.
Our team is currently working on taping out the "openPulp" design. We have synthesized the design using the Synopsys Design Compiler tool and performed Static Timing Analysis (STA) using Synopsys' Primetime. We noticed some peculiarities in the timing_max_normal_path.rpt report, which can be broadly categorized as follows:
1. Paths from CORE[0].ex_stage to another CORE.id_stage through FPNEW_UNIT, with destination DFF name prefixes typically being mult_dot_op_/, alu_operand_/, or mult_operand_/.
2. Paths from ex_stage to id_stage, with destination DFF name prefixes typically being mult_dot_op_/, alu_operand_/, or mult_operand_/.
3. Paths related to the DFFs with the hwloop_regs_i_hwlp_counter_q_reg_ prefix in the id_stage.
Additionally, we observed that signals such as mult_multicycle_i in the riscv_decoder module are annotated with comments like "//multiplier taking multiple cycles," as well as the apu_singlecycle and apu_multicycle signals.
Our question is: Should the paths mentioned above be treated as multi-cycle paths or false path during synthesis?
We would greatly appreciate any insights or guidance on this matter.
Thank you in advance for your assistance.
Best regards,
[keran]