Welcome, Guest |
You have to register before you can post on our site.
|
Latest Threads |
Error at GPIO input inter...
Forum: PULP General questions
Last Post: ivanhira
05-04-2022, 03:36 PM
» Replies: 0
» Views: 145
|
Using SPI Slave to read m...
Forum: PULP General questions
Last Post: cyhopensource2
04-20-2022, 03:20 PM
» Replies: 1
» Views: 381
|
Target options for PULP R...
Forum: PULP General questions
Last Post: zhoutianyang
04-12-2022, 09:32 AM
» Replies: 3
» Views: 5,549
|
QEMU support for xpulpv2 ...
Forum: PULP General questions
Last Post: bluewww
04-06-2022, 04:35 AM
» Replies: 1
» Views: 380
|
FLL IPs
Forum: PULP General questions
Last Post: vpandey6
03-01-2022, 04:20 AM
» Replies: 2
» Views: 758
|
Pulp-nn-mixed
Forum: PULP General questions
Last Post: kgf
02-14-2022, 08:58 AM
» Replies: 1
» Views: 684
|
Docker Container for PULP...
Forum: PULP General questions
Last Post: beeblebrox
02-09-2022, 08:05 AM
» Replies: 0
» Views: 439
|
Docker image for the RISC...
Forum: PULP General questions
Last Post: Coderitter GmbH
02-08-2022, 10:02 PM
» Replies: 2
» Views: 943
|
Compiling the RISC-V GNU ...
Forum: PULP General questions
Last Post: Coderitter GmbH
02-08-2022, 12:51 PM
» Replies: 4
» Views: 1,506
|
Pulpino UART
Forum: PULP General questions
Last Post: nemanja-rv
02-04-2022, 05:02 PM
» Replies: 0
» Views: 488
|
|
|
PULPino or PULPismo ? for a low-power microcontroller |
Posted by: sit-vlsi - 02-28-2021, 03:01 PM - Forum: PULP General questions
- Replies (4)
|
 |
Hello, We are trying to design a ultra low-power microcontroller for IoT applications in a 0.18um CMOS technology and I am trying to decide to choose the PULPino or PULPismo platform.
PULPino seems like the more matured platform but PULPismo seems to be the replacement for PULPino.
Our core strength is analog so we want a platform which has a well-supported toolchain, etc.
So any advice on this topic will be greatly appreciated.
|
|
|
how to simulate CV32E40P core |
Posted by: gsaitejareddy - 02-08-2021, 08:11 AM - Forum: PULP General questions
- Replies (2)
|
 |
Hi,
I am trying to simulate CV32E40P core. In example_tb file in core folder there is a make file. It is showing error
vlib-"10.7b" work
/bin/sh: 1: vlib-10.7b: not found
make: *** [Makefile:87: .lib-rtl] Error 127
I read in the documentation that there is a separate repository for verification. I have run the makefile in core-v-verif/cv32/sim/core. i was able to run hello world program. But i dont why in CV32E40P core it was not running.
I wanted to explore floating point unit in CV32E40P core. Can you please say how to simulate with system verilog files
I am not able to understand how to give input to the core. Please help me
Thanks in advance
|
|
|
Question about bitstream generation |
Posted by: zorrolee777 - 02-04-2021, 06:24 PM - Forum: PULP General questions
- Replies (4)
|
 |
Hi, I'm new to this and got some errors when generating the bitstream file.
The code I ran:
Code: $ cd $COREVMCU/fpga
$ make clean_nexys rev=nexysA7-100T
$ make nexys rev=nexysA7-100T
After running the above codes, I got the following errors.
Code: ERROR: [Synth 8-439] module 'xilinx_slow_clk_mngr' not found [/home/core-v-mcu/fpga/pulpissimo-nexys/rtl/fpga_slow_clk_gen.sv:48]
ERROR: [Synth 8-6156] failed synthesizing module 'fpga_slow_clk_gen' [/home/core-v-mcu/fpga/pulpissimo-nexys/rtl/fpga_slow_clk_gen.sv:24]
ERROR: [Synth 8-6156] failed synthesizing module 'safe_domain' [/home/core-v-mcu/rtl/pulpissimo/safe_domain.sv:12]
ERROR: [Synth 8-6156] failed synthesizing module 'pulpissimo' [/home/core-v-mcu/rtl/pulpissimo/pulpissimo.sv:13]
ERROR: [Synth 8-6156] failed synthesizing module 'xilinx_pulpissimo' [/home/core-v-mcu/fpga/pulpissimo-nexys/rtl/xilinx_pulpissimo.v:22]
When I commented out the module, some other errors would come out, saying those modules are not found. I guess there're four of them, which are xilinx_clk_mngr, xilinx_slow_clk_mngr, xilinx_private_ram and xilinx_interleaved_ram. I'm not sure if those modules are supposed to be generated by myself, or where should I get and put them? Any comments would be appreciated. Thanks in advance!
Sincerely,
Zorro
|
|
|
Compiling for RISCY without FP? |
Posted by: LarsKeuninckx - 01-27-2021, 10:56 AM - Forum: PULP General questions
- Replies (2)
|
 |
I successfully got Pulpissimo with RISCY working on the Digilent ARTY-A7-100T board, running the "Hello" example using the pulp-SDK. Yeeey!
I configured RISCY to not use a floating point unit, by setting:
Code: localparam USE_FPU = 0;
in xilinx_pulpissimo.v.
However, the gcc commands of the "Hello" example, following "make clean all", contain:
Code: ... -march=rv32imfcxpulpv2 -mfdiv ...
So the questions are:
- Does this mean floating point instructions are potentially still being generated?
- If so, how do I make the toolchain aware that RISCY was configured without FP unit?

Additional info: the toolchain was setup using the instructions at https://github.com/pulp-platform/pulp-ri...ation-pulp.
Thanks!
|
|
|
Failed at building the RTL simulation platform |
Posted by: Jackie Zhang - 01-25-2021, 11:58 AM - Forum: PULP General questions
- Replies (4)
|
 |
Hi, All:
I followed the instruction to setup a simple run environment, but always failed at the build stage, with following messages:
** Error: ../ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv(22): Cannot find `include file "axi/assign.svh" in directories:
../ips/pulp_soc/../../rtl/includes, ../ips/pulp_soc/rtl/include, ../ips/pulp_soc/../axi/axi/include, /eda/Mentor/Questa10.7/questasim/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, /eda/Mentor/Questa10.7/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src
I checked all cloned files, found AXI, dm, ... etc, NOT downloaded.
Could you someone help me on this issue?
|
|
|
power efficient risc-v core |
Posted by: limone - 01-21-2021, 11:20 PM - Forum: PULP General questions
- No Replies
|
 |
I read this interesting article- I do not know if this is an Ariane-like linux-capable core, but I am much more fascinated at its power efficiency at 1Ghz (or lower) than its 5ghz capabilities.
https://www.eenewseurope.com/news/micro-...processor/
"Micro Magic details its 1GHz RISC-V processor core that consumes just 10mW when operated in the voltage-threshold region at 350mV.
Micro Magic in Sunnyvale, California, has already claimed that its RISC-V processor design was the fastest, but in an interview with eeNews Europe Mark Santoro, CEO of Micro Magic, said the processor core had also been designed so that it can operate down to at least 350mV, near the threshold voltage of the manufacturing process. "
"...However, the company has declined to say what manufacturing process or foundry manufacturer has been used. The company has said the design uses a FinFET process and that it examined physical design kits (PDKs) from three leading foundries seeking the broadest compatability before selecting one for manufacturing.
The process is likely to be somewhere between 20nm and 10nm and from one of Globalfoundries, Samsung, SMIC and TSMC."
|
|
|
|