Welcome, Guest
You have to register before you can post on our site.

Username
  

Password
  





Search Forums

(Advanced Search)

Forum Statistics
» Members: 361
» Latest member: parkersmiller
» Forum threads: 258
» Forum posts: 793

Full Statistics

Latest Threads
Pulpissimo bitstream gene...
Forum: PULP General questions
Last Post: zealshah29
3 hours ago
» Replies: 13
» Views: 39,455
Help to run Hello Example
Forum: PULP General questions
Last Post: zealshah29
3 hours ago
» Replies: 5
» Views: 10,279
Compiling and running app...
Forum: PULP General questions
Last Post: zealshah29
4 hours ago
» Replies: 5
» Views: 18,235
How do I get the files ne...
Forum: PULP General questions
Last Post: NEO
02-29-2024, 12:36 AM
» Replies: 0
» Views: 132
Understanding the TCDM in...
Forum: PULP General questions
Last Post: zealshah29
02-13-2024, 10:34 AM
» Replies: 7
» Views: 14,479
Error while updating IPs
Forum: PULP General questions
Last Post: zealshah29
02-08-2024, 06:03 AM
» Replies: 4
» Views: 9,502
Snitch cluster: make bin/...
Forum: PULP General questions
Last Post: ashuthosh
02-07-2024, 07:38 AM
» Replies: 1
» Views: 280
Synthesizable Version of ...
Forum: PULP General questions
Last Post: cykoenig
01-16-2024, 10:52 AM
» Replies: 2
» Views: 545
RISC V proyect research
Forum: PULP General questions
Last Post: kgf
12-29-2023, 01:09 PM
» Replies: 1
» Views: 611
PULPino Boot ROM Address ...
Forum: PULP General questions
Last Post: kgf
12-29-2023, 12:54 PM
» Replies: 1
» Views: 589

 
  Pulp-nn-mixed
Posted by: berab - 02-09-2022, 05:01 PM - Forum: PULP General questions - Replies (1)

Hi,
I wonder what happened to pulp-nn-mixed repository. Is it going to be available any time soon? Thanks.

Best regards,
Beran

Print this item

  Docker Container for PULP-based systems
Posted by: beeblebrox - 02-09-2022, 08:05 AM - Forum: PULP General questions - No Replies

A docker container for the RISC-V GNU compiler toolchain has been contributed to this forum. There exists already a Docker container with all the Snitch tools (source and container). A Docker container lowers the entry hurdle, streamlines development on different host environments and allows for CI of projects using PULP infrastructure.

We could merge the efforts into a single Docker container including (but not limited to):

  • GCC and LLVM toolchains for both PULP and Snitch systems
  • Simulators such as GVSOC (PULP) and banshee (Snitch)
  • Verilated models of PULP systems (such as the Snitch-cluster) for cycle-accurate simulations
Please add suggestions for components that should be added to this unified container.

Print this item

  Docker image for the RISC-V GNU compiler toolchain
Posted by: Coderitter GmbH - 02-08-2022, 12:55 PM - Forum: PULP General questions - Replies (3)

Hello everyone,

to ease the use of the compiler, at least in our company, we created a Docker image of the latest version 7.1.1. that we want to share with the community.

https://hub.docker.com/repository/docker...in/general

You can use it like this:

In your project, create a shell script for the RISC V compiler executable. You can name the file "riscv32-unknown-elf-gcc" which is the exact name of the RISC V compiler executable inside the Docker container. Put the following content inside of it.

Code:
#!/bin/sh
docker run --rm --entrypoint riscv32-unknown-elf-gcc --volume $PWD:/hostdir coderitter/pulp-riscv-gnu-toolchain "$@"

This call to "docker run" will create a temporary Docker container with the current directory mounted into Docker container. It then executes the RISC V compiler executable and forwards any parameters which were made when the script was executed.
The last step is to set the permission of the file so that is executable.

Code:
chmod a+x riscv32-unknown-elf-gcc

Now you can use the script as if the compiler itself was installed in your host system.

Code:
./riscv32-unknown-elf-gcc -std=c99 -march=rv32imfdcxpulpv2 src -o build/firmware

Print this item

  Pulpino UART
Posted by: nemanja-rv - 02-04-2022, 05:02 PM - Forum: PULP General questions - No Replies

Hi,

I spent some time in the previous few days to port Pulpino platform to ZC706 board and Vivado 2019.2.
I successfully brought up the board and as far as I could see, the spiloader can download the compiled code to the ri5cy core. The core boots and starts working. 

One minor thing that I cannot seem to solve is the UART baudrate. I have tried setting the microcom running on linux to 115200 baudrate but it just receives some wrong characters. The app that I am running on the Pulpino is fpga_test app so it should continously transmit something over the uart. How is the baudrate set for Uart? In addition, I noticed that the spiloader app sets the clock frequency (configuration of the clk_wiz) to 5MHz. I would like to change that parameter, to set to 50MHz or any other but I assume there has to be some other change in sw code. I assume this also have impact on baud rate configuration. 

Any advice would be appreciated.

Thanks,
NK

Print this item

  Compiling the RISC-V GNU Compiler Toolchain on OS X
Posted by: Coderitter GmbH - 02-04-2022, 09:49 AM - Forum: PULP General questions - Replies (4)

Hello everyone,

i want the RISC-V GNU Compiler Toolchain to work on OS X. Here are my steps so far and what goes wrong.


Code:
brew install gawk gnu-sed gmp mpfr libmpc isl zlib



Code:
git clone --recursive https://github.com/pulp-platform/pulp-riscv-gnu-toolchain


Code:
./configure --prefix=/opt/riscv --with-arch=rv32imfdc --with-cmodel=medlow --enable-multilib make

Then i created a disk image of 8 GiB with a case sensitive APFS file system and copied all the files into that disk image. Inside that disk image i run make.


Code:
make

Make returns the following error message which is the same error message if i do not run make inside the disk image.

Code:
/Users/rene/code/pulp-riscv-gnu-toolchain/riscv-binutils-gdb/readline/rltty.c:83:7: error: implicit declaration of function 'ioctl' is invalid in C99
     [-Werror,-Wimplicit-function-declaration]
 if (ioctl (tty, TIOCGWINSZ, &w) == 0)
     ^
/Users/rene/code/pulp-riscv-gnu-toolchain/riscv-binutils-gdb/readline/rltty.c:720:3: error: implicit declaration of function 'ioctl' is invalid in C99
     [-Werror,-Wimplicit-function-declaration]
 ioctl (fildes, TIOCSTART, 0);
 ^
/Users/rene/code/pulp-riscv-gnu-toolchain/riscv-binutils-gdb/readline/rltty.c:759:3: error: implicit declaration of function 'ioctl' is invalid in C99
     [-Werror,-Wimplicit-function-declaration]
 ioctl (fildes, TIOCSTOP, 0);
 ^
3 errors generated.
make[3]: *** [rltty.o] Error 1
make[2]: *** [all-readline] Error 2
make[1]: *** [all] Error 2
make: *** [stamps/build-binutils-newlib] Error 2

Print this item

  Pulpissimo clock frequency
Posted by: nemanja-rv - 12-30-2021, 01:25 PM - Forum: PULP General questions - Replies (3)

Hi all,

I am planning to do some work on porting the Pulpissimo platform to several different FPGA boards. One will be Kintex KC705 and another one would Zynq ZC706. Potentially, there might also be a port to some of application specific boards, again, based on Kintex chip. 

I have run an out-of-box run for Zedboard just to get the feeling about the sizes of different iPs. One thing that I've noticed is that the clock frequency is set to 20MHz for the Zedboard and that the Vivado synthesis/implementation does report a fail in timing closure even for such a low clock frequency. 

My actual idea was to port to ZC706 and KC706 and to use a clock frequency of somewhere in the neighborhood of 80MHz-100MHz. 
Is this something that should be achievable? What would be a maximal achievable frequency for FPGA synthesis? 

In addition, have you been doing any synthesis runs for TSMC 40nm LP?

Thanks.

Cheers,
NK

Print this item

  Hyperram Interface
Posted by: nemanja-rv - 12-29-2021, 05:39 PM - Forum: PULP General questions - Replies (2)

Hi all, 

I am new to the forum and like to say Hi to all. I've been looking into using Pulpissimo platform in one of my projects that I am currently working on and would like to ask for some help. At the moment, I am at the very early stage of the project. My intention is use to use very basic subset of the Pulpissimo platform so I would like to start by removing some things that I don't need.

Is there an easy way of removing Hyperram interface from the udma subsystem? I would potentially also want to remove Cam interface and I2S interface. My project will, most likely, be using SPI and SDIO interfaces as well as uart. 

Thanks. 

If there is already a thread addressing this topic, please refer. 

Best 
Nemanja

Print this item

  How to clock gate the Pulpino
Posted by: CongHuang - 12-28-2021, 11:59 AM - Forum: PULP General questions - Replies (1)

Hello, team!

I am currently working on a project related to PULPino. I am wondering how to put the core in the IDLE state. The datasheet introduces an apb_event_unit for clock gating everything else and waking up the core if an event/interrupt arrives. I notice there is another peripheral, apb_pulpino contains CLK Gate as well. 
However, while running benchmarks such as hello/fft/sha/fir, I could not find the situations when the core is in the IDLE state. In other words, the clock signal is not gated during the entire operation. Is the clock gating function being enabled? Is there any benchmark I can use to test the clock gating (it would be better if the riscv-core and peripherals can be clock gated simultaneously)?

Thanks for your kind reply!

Print this item

  Where's the data stored?
Posted by: zorrolee777 - 11-03-2021, 10:40 PM - Forum: PULP General questions - No Replies

Hello, 

Just a quick question about the pulpissimo.

We implemented pulpissimo on the zcu102 board, and successfully ran some examples using SDK. We would like to ask if we have such "int a = {1,2,3,4};" array in the program, for example, in the hello test, where would the array be stored? Is that stored in the 8kb ROM, or 512kb L2?

We are asking this because we could successfully define the array under the size of 175, but when we defined the array with a larger size (e.g. a = {0,0,0,0,0,0,0,0......0}), the program will be stuck.

Thanks,
Zongru

Print this item

  Modify input image on MobileNet
Posted by: zumair-19 - 10-22-2021, 11:21 AM - Forum: PULP General questions - Replies (1)

Hello good members!
I've recently started working with pulp platform and ran MobileNet application available on both dory and pulp-sdk by following the instructions given on github. It was a successful test however i am not able to understand from where the input values are taken or generated and i wanted to modify the input image size and see the output. can anyone help me understand.

Print this item