Welcome, Guest |
You have to register before you can post on our site.
|
Latest Threads |
Difference between RI5CY ...
Forum: PULP General questions
Last Post: eureka
09-27-2024, 06:17 AM
» Replies: 2
» Views: 143
|
Extension documentation a...
Forum: PULP General questions
Last Post: kgf
08-14-2024, 05:04 PM
» Replies: 3
» Views: 700
|
Synthesis of ARA Vector U...
Forum: PULP General questions
Last Post: Tanishq S
08-12-2024, 03:32 PM
» Replies: 2
» Views: 632
|
how can i occur fmadd ins...
Forum: PULP General questions
Last Post: kgf
08-05-2024, 10:35 AM
» Replies: 1
» Views: 408
|
i have some issue with si...
Forum: PULP General questions
Last Post: John Dowdell
08-04-2024, 07:16 AM
» Replies: 1
» Views: 576
|
handling custom opcodes (...
Forum: PULP General questions
Last Post: Roogadget
07-25-2024, 01:18 PM
» Replies: 2
» Views: 594
|
The pulpino verification
Forum: PULP General questions
Last Post: eureka
07-23-2024, 07:45 AM
» Replies: 2
» Views: 683
|
Pulpissimo block diagram
Forum: PULP General questions
Last Post: kgf
07-23-2024, 06:02 AM
» Replies: 1
» Views: 450
|
axi_xbar integration issu...
Forum: PULP General questions
Last Post: tbenz
07-16-2024, 09:30 AM
» Replies: 1
» Views: 546
|
issue with pulp build
Forum: PULP General questions
Last Post: kgf
07-03-2024, 08:46 PM
» Replies: 1
» Views: 612
|
|
|
RISC-V GNU Compiler Toolchain: Build Error |
Posted by: AhmedZaky - 04-15-2019, 09:24 AM - Forum: PULP General questions
- Replies (4)
|
|
Hi,
I am trying to build the "RISC-V GNU Compiler Toolchain" as a step for building the SDK for PULPissimio platform. When I try to execute the following command :
Code: ./configure --prefix=/opt/riscv
make linux
I got this error:
/tmp/cczwQOyT.s: Assembler messages:
/tmp/cczwQOyT.s:5044: Error: unrecognized opcode `ldu a1,.LANCHOR0+2'
/tmp/cczwQOyT.s:5279: Error: unrecognized opcode `ldu a5,.LANCHOR0'
/tmp/cczwQOyT.s:5357: Error: unrecognized opcode `ldu a4,.LANCHOR0+2'
/tmp/cczwQOyT.s:6002: Error: unrecognized opcode `ldu a2,.LANCHOR0+2'
/tmp/cczwQOyT.s:6094: Error: unrecognized opcode `ldu a3,.LANCHOR0+2'
/home/ahmed/pulp-riscv-gnu-toolchain/riscv-gcc/libgcc/static-object.mk:17: recipe for target 'unwind-dw2.o' failed
make[2]: *** [unwind-dw2.o] Error 1
make[2]: Leaving directory '/home/ahmed/pulp-riscv-gnu-toolchain/build-gcc-linux-stage1/riscv64-unknown-linux-gnu/libgcc'
Makefile:11207: recipe for target 'all-target-libgcc' failed
make[1]: *** [all-target-libgcc] Error 2
make[1]: Leaving directory '/home/ahmed/pulp-riscv-gnu-toolchain/build-gcc-linux-stage1'
Makefile:150: recipe for target 'stamps/build-gcc-linux-stage1' failed
make: *** [stamps/build-gcc-linux-stage1] Error 2
I searched for a similar error but I found no solution for this. Hopefully someone will be able to help me solving this error as I am new linux user.
Thanks in advance !
|
|
|
What do I need to do before a taping out of PULPino? |
Posted by: zhouqiang - 04-14-2019, 12:35 PM - Forum: PULP General questions
- Replies (5)
|
|
Hello,
I am a student a complete novice in SOC design. Our tutor wants to implement a RISCV chip design on the extra area of the MPW. If I want to tape out PULPino, what should I verify first?
As far as I know, PULPino is a very mature project, and it has been taped out in different processes, so my current idea is:
1. Perform a Verilog simulation test. The assembly code of the instruction is compiled into a binary file to be read by Verilog's readmemh function, and then all instructions are tested one by one until all instructions pass the test. This part of the test should only involve the operation of the instruction set in the RISCY core.
2. Perform FPGA prototype verification on PULPino SOC. The purpose of this process is to download the SOC's Verilog code to the FPGA and then run the program on the FPGA. It may be necessary to use GDB and OpenOCD for debugging.
Is my idea correct? Does the PULPino project support the above two verifications? Can you give me some advice? And what should be noted in the tool chain, environment, SDK, etc.?
Thanks
zhouqiang
|
|
|
Pulpissimo on FPGA |
Posted by: skor - 04-09-2019, 12:28 PM - Forum: PULP General questions
- Replies (1)
|
|
Hello,
I have been trying to Synthesize and implement Pulpissimo on Xilinx FPGA using Vivado . There are problems in the syntesized design although elaborated design seems to be Okay. Have you synthesised Pulpissimo using VIvado and if yes then did you have to do changes to the RTL?
My synthesis basically is completed succesfully, but when I look at the synthesised schematics I can see that for example zynq_clk_i is not connected anywhere, although it should go to ref_clk_i in soc_domain.
Regards, Sirpa
|
|
|
Coremark for benchmarking 8 core PULP |
Posted by: Athena - 03-28-2019, 01:39 PM - Forum: PULP General questions
- Replies (2)
|
|
Hello,
I want to benchmark the performance of the 8 core multicore platform PULP. The current coremark example in pulp-rt-examples needs to be modified to be able to run it on PULP such that it uses the 8 cores of the cluster. Can a guideline be provided to modify the Coremark benchmark for the PULP platform.
Regards,
Athena
|
|
|
FPGA JTAG-cable and debugger sw |
Posted by: Akim - 03-28-2019, 11:45 AM - Forum: PULP General questions
- Replies (5)
|
|
Hello,
We have bought couple of Genesys2 FPGA boards. We are going to use the Pulpissimo for that.
We would like to flash the test software to it and also if possible use some debugging software via JTAG.
Do you have any suggestion to use as JTAG-cable or debugging software, that you are going to support?
Do I need to use Genesys2 PMOD connectors to connect JTAG-cable or do you have any solid solutions for that?
If understood correctly debugging software is going to need OpenOCD support and that is coming Q2/2019 for Pulpissimo. Right?
Br,
Akim
|
|
|
Post-synthesis simulation for pulp |
Posted by: Athena - 03-07-2019, 02:37 PM - Forum: PULP General questions
- Replies (1)
|
|
Hello,
I have synthesised a particular IP of the pulp system for ASIC using a certain compiler. Now I want to re-insert the synthesised netlist into the system and perform a post-synthesis simulation for verification. How do I go about with this?
From what I understand, when a certain simulation for say hello example (given under pulp-rt-examples) is run, all the IPS are being fetched directly from the git-hub repository instead from the locally cloned repository IP folder. Is my understanding correct?
How do I add my own changes to the exisiting IP and still run an example simulation ?
Thanks!
Regards,
Athena
|
|
|
PULP-SDK build not working |
Posted by: MikkeN - 02-21-2019, 11:24 AM - Forum: PULP General questions
- Replies (1)
|
|
Hi,
is there a bug in latest PULP-SDK make script?
When I am entering: make -all
it gives an error after running a while
sdk:pulp-rt:build (pulpissimo@config_file=chips/pulpissimo/pulpissimo.json): make build install
make[1]: Entering directory `/home/mijuna/pulp-sdk/runtime/pulp-rt'
plpflags gen --output-dir=/home/mijuna/pulp-sdk/build/sdk/pulp-rt/pulpissimo --makefile=/home/mijuna/pulp-sdk/build/sdk/pulp-rt/pulpissimo/config.mk --property=fc/archi --property=pe/archi --property=pulp_chip --property=pulp_chip_family --property=soc/cluster --property=host/archi --property=fc_itc --property=udma/hyper --property=udma --property=udma/cpi --property=udma/i2c/version --property=soc/fll --property=udma/i2s/version --property=udma/uart --property=event_unit/version --property=perf_counters --property=fll/version --property=soc/spi_master --property=soc/apb_uart --property=padframe/version --property=udma/spim --property=udma/spim/version --property=gpio/version --property=rtc --property=udma/archi --property=soc_eu/version --property=compiler --property=rtc/version --lib=rt --lib=omp --lib=rtio --lib=bench
plpconf --input=pulpissimo@config_file=chips/pulpissimo/pulpissimo.json --config=platform=rtl --config=**/rt/type=pulp-rt --output=/home/mijuna/pulp-sdk/build/sdk/pulp-rt/pulpissimo/config.json
/home/mijuna/riscv-gnu-toolchain/bin/riscv32-unknown-elf-gcc -march=rv32imfcxpulpv2 -mfdiv -D__riscv__ -D__RT_USE_IO=1 -Os -g -fno-jump-tables -Werror -fno-tree-loop-distribute-patterns -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -I/home/mijuna/pulp-sdk/pkg/sdk/dev/install/include/io -I/home/mijuna/pulp-sdk/pkg/sdk/dev/install/include -include /home/mijuna/pulp-sdk/build/sdk/pulp-rt/pulpissimo/fc_config.h -MMD -MP -c kernel/init.c -o /home/mijuna/pulp-sdk/build/sdk/pulp-rt/pulpissimo/rt/fc/kernel/init.o
cc1: error: -march=rv32imfcxpulpv2: unsupported ISA substring 'xpulpv2'
make[1]: *** [/home/mijuna/pulp-sdk/build/sdk/pulp-rt/pulpissimo/rt/fc/kernel/init.o] Error 1
make[1]: Leaving directory `/home/mijuna/pulp-sdk/runtime/pulp-rt'
Reached EOF with exit status 2
FATAL ERROR: the command 'build' has failed
make: *** [all] Error 255
|
|
|
Synthesis 8 core pulp for ASIC |
Posted by: Athena - 02-11-2019, 04:41 PM - Forum: PULP General questions
- Replies (3)
|
|
Hello !
I want to synthesis the pulp SoC for 65 nm ASIC technology. Given that I have the Synopsys Compiler available is there a guide as to how proper synthesis of the pulp (with 8 RI5CY) cores can be carried out on the such that the hierarchy of the system is properly maintained during optimizations.
Is there some example script available to direct the Synopsys compiler (or some other compiler) to perform proper synthesis.
The final goal is to be able to perform power measurements on the synthesised design. Also, is this power analysis possible with the given repository of the pulp project on github?
|
|
|
Error in build of Pulpissimo RTL platform |
Posted by: idoraz - 02-09-2019, 01:17 PM - Forum: PULP General questions
- Replies (1)
|
|
Hello,
We installed the SDK and the toolchain on our Linux server and have QuestaSim-64 v10.0c
installed.
When trying to generate the PULPissimo RTL platform I am getting the following error message during the build 'phase':
** Error: ../ips/common_cells/src/stream_mux.sv(18): near "localparam": syntax error, unexpected localparam
** Error: ../ips/common_cells/src/stream_demux.sv(20): near "localparam": syntax error, unexpected localparam
** Error: ../ips/common_cells/src/popcount.sv(21): near "localparam": syntax error, unexpected localparam
make[2]: *** [modelsim_libs/common_cells_lib/common_cells_all.vmake] Error 2
make[1]: *** [build] Error 2
make: *** [build] Error 2
Do you have any clue what can be the reason for this error?
Thanks,
Ido
|
|
|
|